TOSHIBA

8 Bit Microcontroller TLCS-870/C Series

TMP86FS49AIFG

TOSHIBA CORPORATION

The information contained herein is subject to change without notice. 021023 _ D

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress.

It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications.

Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A

The Toshiba products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.).

These Toshiba products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of Toshiba products listed in this document shall be made at the customer's own risk. 021023_B

The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C

The products described in this document may include products subject to the foreign exchange and foreign trade laws. 021023_F

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619_S

© 2006 TOSHIBA CORPORATION All Rights Reserved

Differences among Products

Differences in Functions

	86CH49	86CM49	86PM49	86CS49	86FS49A	86FS49AI
ROM	16 Kbytes (Mask)	32 Kbytes (Mask)	32 Kbytes (OTP)	60 Kbytes (Mask)	60 Kb (Fla	•
RAM	512 bytes	1 Kbyte	1 Kbyte	2 Kbytes	2 Kb	ytes
DBR(note1)		(Flash c	128 bytes ontrol register not contair	ned)	128 bytes (Flash control register contained)	
I/O				56 pins		
High-current port			13	3 pins (sink open drain)		
Interrupt			External: 5	interrupts, Internal: 19 in	terrupts	
Timer/counter		16-bit: 2 channels 8-bit: 4 channels				
UART	2 channels					
SIO	2 channels					
I2C				1 channel		
Key-on wake-up		4 channels				
10-bit AD converter		16 channels				
Structurer of TEST pin		o VDD	without protect diode on the VDD side			
Emulation chip	TMP86C949XB					
Package	P-QFP64- 1414-0.80A	P-LQF	P64-1414-0.80A P64-1010-0.50D DIP64-750-1.78		P-QFP64-1414-0.80A P-LQFP64-1010-0.50D —	

Note 1: The products with Flash memory (86FS49A, 86FS49Al) contain the Flash control register (FLSCR) at 0FFFH in the DBR area. The products with mask ROM or OTP and the emulation chip do not have the FLSCR register. In these devices, therefore, a program that accesses the FLSCR register cannot function properly (executes differently as in the case of a Flash product).

Differences in Electrical Characteristics


		86CH49 86CM49 86PM49	86CS49	86FS49A	86FS49AI
Operat-	Read/ Fetch	[M] 5.5 4.5 3.6 3.0 2.7 1.8 8 8 8 8 8 7 4.2 8 1 6 1 4.2 8 16 [MHz]	[M]	(a) 3.0 2.7 1.8 (b) (Note 2) 1.8 (c) (Note 2) 1.8 (c) (Note 2) (Note 2) ([V] 5.5 4.5 3.6 1.8 (a) (a) (a) 1.8 (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c
ing condition		(a) 1.8 V to 5.5 V (-40 to 85 °C)	(a) 2.0 V to 5.5 V (-40 to 85 °C) (b) 1.8 V to 2.0 V (-20 to 85 °C)	(a) 3.0 V to 5.5 V (-40 to 85 °C) (b) 2.7 V to 3.0 V (-20 to 85 °C)	(a) 3.0 V to 5.5 V (-40 to 85 °C)
(MCU mode)	Erase/ Program	-	-	0.0	(a) (a) (a) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c
Operating condition (Serial PROM mode)		_	_	M 5.5 4.5 3.6 3.0 2.7 1.8 000 2 4	
0	Operating current varies w		ch product. For details, refer to the		V (-10 to 40 °C) cs) of each product.
Operating current				(No	te 3)

Note 1: With the 86CS49, the operating temperature (Topr) is -20 °C to 85 °C when the supply voltage VDD is less than 2.0 V.

Note 2: With the 86FS49A, the operating temperature (Topr) is -20 °C to 85 °C when the supply voltage VDD is less than 3.0 V.

Note 3: With the 86FS49A and 86FS49AI, when a program is executing in the Flash memory or when data is being read from the Flash memory, the Flash memory operates in an intermittent manner causing peak currents in the Flash memory momentarily, as shown in Figure. In this case, the supply current IDD (in NORMAL1, NORMAL2 and SLOW1 modes) is defined as the sum of the average peak current and MCU current.

TOSHIBA



Revision History

Date	Revision	
2007/1/31	1	First Release

Table of Contents

Differences among Products

TMP86FS49AIFG


1.1	Features	1
1.2	Pin Assignment	3
1.3	Block Diagram	4
1.4	Pin Names and Functions	5

2. Operational Description

2.1 CPU Core Functions	9
2.1.1 Memory Address Map	
2.1.2 Program Memory (Flash)	
2.1.3 Data Memory (RAM)	
2.2 System Clock Controller	10
2.2.1 Clock Generator	
2.2.2 Timing Generator	
2.2.2.1 Configuration of timing generator	
2.2.2.2 Machine cycle 2.2.3 Operation Mode Control Circuit	
2.2.3.1 Single-clock mode	
2.2.3.2 Dual-clock mode	
2.2.3.3 STOP mode	
2.2.4 Operating Mode Control	
2.2.4.1 STOP mode 2.2.4.2 IDLE1/2 mode and SLEEP1/2 mode	
2.2.4.3 IDLE0 and SLEEP0 modes (IDLE0, SLEEP0)	
2.2.4.4 SLOW mode	
2.3 Reset Circuit	31
2.3.1 External Reset Input	
2.3.2 Address trap reset	
2.3.3 Watchdog timer reset	
2.3.4 System clock reset	

3. Interrupt Control Circuit

3.1 Interrupt latches (IL23 to IL2)	. 35
3.2 Interrupt enable register (EIR)	. 36
3.2.1 Interrupt master enable flag (IMF)	
3.2.2 Individual interrupt enable flags (EF23 to EF4)	
Note 3:	. 38
3.3 Interrupt Sequence	. 39
3.3.1 Interrupt acceptance processing is packaged as follows	
3.3.2 Saving/restoring general-purpose registers	
3.3.2.1 Using PUSH and POP instructions	



4. Special Function Register (SFR)

4.1	SFR	45
4.2	DBR	47

5. I/O Ports

$\begin{array}{c} 5.2 \\ 5.3 \end{array}$	Port P0 (P07 to P00) Port P1 (P17 to P10) Port P2 (P22 to P20) Port P3 (P37 to P30) (Large Current Port)	$52\\54$
$5.5 \\ 5.6 \\ 5.7$	Port P4 (P47 to P40)	56 58 59

6. Watchdog Timer (WDT)

6.1 W	/atchdog Timer Configuration	. 65
6.2 W	Vatchdog Timer Control	. 66
6.2.1	Malfunction Detection Methods Using the Watchdog Timer	
6.2.2	Watchdog Timer Enable	
6.2.3	Watchdog Timer Disable	
	Watchdog Timer Interrupt (INTWDT)	
6.2.5	Watchdog Timer Reset	
6.3 A	ddress Trap	. 70
6.3.1	Selection of Address Trap in Internal RAM (ATAS)	
6.3.2	Selection of Operation at Address Trap (ATOUT)	
6.3.3	Address Trap Interrupt (INTATRAP)	
	Address Trap Reset	

7. Time Base Timer (TBT)

7.1 Ti	me Base Timer		73
7.1.1	Configuration	73	
7.1.2	Control	73	
7.1.3	Function	74	
	ivider Output (DVO)		75
7.2.1	Configuration	75	
7.2.2	Control	75	

8. 16-Bit TimerCounter 1 (TC1)

	Configuration	
8.3	Function	80
8.3.	1 Timer mode	
8.3.	2 External Trigger Timer Mode	
8.3.	3 Event Counter Mode	
8.3.	4 Window Mode	
8.3.	5 Pulse Width Measurement Mode	
8.3.	6 Programmable Pulse Generate (PPG) Output Mode	89

9. 16-Bit Timer/Counter2 (TC2)

	Configuration	
9.3	Function	95
9.3	1 Timer mode	
9.3	2 Event counter mode	
9.3	.3 Window mode	

10. 8-Bit TimerCounter (TC3, TC4)

10.1 Configuration	
10.2 TimerCounter Control	
10.3 Function	105
10.3.1 8-Bit Timer Mode (TC3 and 4)	
10.3.2 8-Bit Event Counter Mode (TC3, 4)	
10.3.3 8-Bit Programmable Divider Output (PDO) Mode (TC3, 4)	106
10.3.4 8-Bit Pulse Width Modulation (PWM) Output Mode (TC3, 4)	
10.3.5 16-Bit Timer Mode (TC3 and 4)	111
10.3.6 16-Bit Event Counter Mode (TC3 and 4)	112
10.3.7 16-Bit Pulse Width Modulation (PWM) Output Mode (TC3 and 4)	
10.3.8 16-Bit Programmable Pulse Generate (PPG) Output Mode (TC3 and 4)	115
10.3.9 Warm-Up Counter Mode	117
10.3.9.1 Low-Frequency Warm-up Counter Mode	
(NORMAL1 \rightarrow NORMAL2 \rightarrow SLOW2 \rightarrow SLOW1)	
10.3.9.2 High-Frequency Warm-Up Counter Mode (SLOW1 \rightarrow SLOW2 \rightarrow NORMAL2 \rightarrow NORMAL1)	

11. 8-Bit TimerCounter (TC5, TC6)

11.1 C	Configuration	119
11.2 T	TimerCounter Control	120
11.3 F	Function	125
11.3.1	8-Bit Timer Mode (TC5 and 6)	125
11.3.2	8-Bit Event Counter Mode (TC5, 6)	126
11.3.3	8-Bit Programmable Divider Output (PDO) Mode (TC5, 6)	126
11.3.4	8-Bit Pulse Width Modulation (PWM) Output Mode (TC5, 6)	129
	16-Bit Timer Mode (TC5 and 6)	
11.3.6	16-Bit Event Counter Mode (TC5 and 6)	132
11.3.7	16-Bit Pulse Width Modulation (PWM) Output Mode (TC5 and 6)	132
11.3.8	16-Bit Programmable Pulse Generate (PPG) Output Mode (TC5 and 6)	135
11.3.9	Warm-Up Counter Mode	137
11.	3.9.1 Low-Frequency Warm-up Counter Mode	

 $\begin{array}{l} ({\sf NORMAL1} \rightarrow {\sf NORMAL2} \rightarrow {\sf SLOW2} \rightarrow {\sf SLOW1}) \\ 11.3.9.2 \quad {\sf High-Frequency} \ {\sf Warm-Up} \ {\sf Counter} \ {\sf Mode} \\ ({\sf SLOW1} \rightarrow {\sf SLOW2} \rightarrow {\sf NORMAL2} \rightarrow {\sf NORMAL1}) \end{array}$

12. Asynchronous Serial interface (UART1)

13. Asynchronous Serial interface (UART2)

13.1	Configuration	149
13.2	Control	150
13.3	Transfer Data Format	152
13.4	Transfer Rate	153
13.5	Data Sampling Method	153
13.6	STOP Bit Length	
13.7	Parity	154
13.8	Transmit/Receive Operation	154
13.8	•	
13.8	.2 Data Receive Operation	
13.9	Status Flag	155
13.9		
13.9		
13.9	.3 Overrun Error	
13.9		
13.9	······································	
13.9	.6 Transmit End Flag	

14. Synchronous Serial Interface (SIO1)

	Configuration		
14.2	Control		160
14.3	Function		162
14.3.	.1 Serial clock	162	
1	4.3.1.1 Clock source		
	4.3.1.2 Shift edge		
14.3.	.2 Transfer bit direction	164	
1	4.3.2.1 Transmit mode		

 14.3.2.2
 Receive mode

 14.3.2.3
 Transmit/receive mode

 14.3.3
 Transfer modes

 165

14.3.3.1 Transmit mode 14.3.3.2 Receive mode

14.3.3.3 Transmit/receive mode

15. Synchronous Serial Interface (SIO2)


15.1 Configuration 15.2 Control 15.3 Function 15.3.1 Serial clock 15.3.1.2 Clock source 15.3.2 Shift edge 15.3.2 Transfer bit direction 15.3.2.1 Transmit mode 15.3.2.2 Receive mode	177 178 180
15.3.2.2 Receive mode 15.3.2.3 Transmit/receive mode 15.3.3 Transfer modes	

16. Serial Bus Interface(I2C Bus) Ver.-D (SBI)

16.1 Configuration		195
16.2 Control		195
		100
16.3 Software Reset		195
16.4 The Data Format in the I2C Bus Mode		196
16.5 I2C Bus Control		197
16.5.1 Acknowledgement mode specification	199	
16.5.1.1 Acknowledgment mode (ACK = "1")		
16.5.1.2 Non-acknowledgment mode (ACK = "0")		
16.5.2 Number of transfer bits		
16.5.3 Serial clock	200	
16.5.3.1 Clock source		
16.5.3.2 Clock synchronization 16.5.4 Slave address and address recognition mode specification	901	
16.5.5 Master/slave selection		
16.5.6 Transmitter/receiver selection		
16.5.7 Start/stop condition generation		
16.5.8 Interrupt service request and cancel		
16.5.9 Setting of I2C bus mode		
16.5.10 Arbitration lost detection monitor		
16.5.11 Slave address match detection monitor		
16.5.12 GENERAL CALL detection monitor		
16.5.13 Last received bit monitor		~~~
16.6 Data Transfer of I2C Bus		205
16.6.1 Device initialization	205	
16.6.2 Start condition and slave address generation		
16.6.3 1-word data transfer	205	
16.6.3.1 When the MST is "1" (Master mode)		
16.6.3.2 When the MST is "0" (Slave mode)	200	
16.6.4 Stop condition generation		
16.6.5 Restart	209	

17. 10-bit AD Converter (ADC)

17.1	Configuration		211
------	---------------	--	-----



18. Key-on Wakeup (KWU)

18.1	Configuration	221
	Control	
18.3	Function	221

19. Flash Memory

19.1 Flash Memory Control	. 224
19.1.1 Flash Memory Command Sequence Execution Control (FLSCR <flsmd>)</flsmd>	
19.1.2 Flash Memory Bank Select Control (FLSCR <banksel>)</banksel>	2
19.2 Command Sequence	. 225
19.2.1 Byte Program	j
19.2.2 Sector Erase (4-kbyte Erase)	j -
19.2.3 Chip Erase (All Erase)	;
19.2.4 Product ID Entry	;
19.2.5 Product ID Exit	;
19.2.6 Read Protect	
19.3 Toggle Bit (D6)	. 227
19.4 Access to the Flash Memory Area.	. 228
19.4.1 Flash Memory Control in the Serial PROM Mode	3
19.4.1.1 How to write to the flash memory by executing the control program in the RAM area (in the RAM loader mode wi serial PROM mode)	thin the
19.4.2 Flash Memory Control in the MCU mode)
19.4.2.1 How to write to the flash memory by executing a user write control program in the RAM area (in the MCU mode)	

20. Serial PROM Mode

20.1 Outline	33
20.2 Memory Mapping	33
20.3 Serial PROM Mode Setting 2	34
20.3.1 Serial PROM Mode Control Pins	
20.3.2 Pin Function	
20.3.3 Example Connection for On-Board Writing	
20.3.4 Activating the Serial PROM Mode	
20.4 Interface Specifications for UART 2	37
20.5 Operation Command	39
20.6 Operation Mode	39
20.6.1 Flash Memory Erasing Mode (Operating command: F0H)	
20.6.2 Flash Memory Writing Mode (Operation command: 30H)	
20.6.3 RAM Loader Mode (Operation Command: 60H) 246	

20.6.4Flash Memory SUM Output Mode (Operation Command: 90H)	
20.6.6 Flash Memory Status Output Mode (Operation Command: C3H)	
20.6.7 Flash Memory Read Protection Setting Mode (Operation Command: FAH) 252	
20.7 Error Code	254
20.8 Checksum (SUM)	254
20.8.1 Calculation Method	
20.8.2 Calculation data	
20.9 Intel Hex Format (Binary)	256
20.10 Passwords	256
20.10.1 Password String	
20.10.2 Handling of Password Error	
20.10.3 Password Management during Program Development	
20.11 Product ID Code	258
20.12 Flash Memory Status Code	258
20.13 Specifying the Erasure Area	260
20.14 Flowchart	261
20.15 UART Timing	262

21. Input/Output Circuit

21.1	Control pins	263
21.2	Input/Output Ports	264

22. Electrical Characteristics

22.1 Absolute Maximum Ratings	
22.2 Recommended Operating Conditions 26	8
22.2.1 MCU mode (Flash Programming or erasing)	
22.2.2 MCU mode (Except Flash Programming or erasing) 268	
22.2.3 Serial PROM mode	
22.3 DC Characteristics	0
22.4 AD Characteristics	1
22.5 AC Characteristics	2
22.6 Flash Characteristics	2
22.6.1 Write/Retention Characteristics	
22.7 Recommended Oscillating Conditions	3
22.8 Handling Precaution	4

23. Reference evaluation information

24. Package Dimensions

This is a technical document that describes the operating functions and electrical specifications of the 8-bit microcontroller series TLCS-870/C (LSI).



CMOS 8-Bit Microcontroller

TMP86FS49AIFG

The TMP86FS49AIFG is a single-chip 8-bit high-speed and high-functionality microcomputer incorporating 61440 bytes of Flash Memory. It is pin-compatible with the TMP86CH49/CM49/CS49 (Mask ROM version). The TMP86FS49AIFG can realize operations equivalent to those of the TMP86CH49/CM49/CS49 by programming the on-chip Flash Memory.

Product No.	ROM (FLASH)	RAM	Package	MASK ROM MCU	Emulation Chip
TMP86FS49AIFG	61440 bytes	2048 bytes	QFP64-P-1414-0.80A	TMP86CH49/CM49/ CS49	TMP86C949XB

1.1 Features

- 1. 8-bit single chip microcomputer TLCS-870/C series
 - Instruction execution time :
 - 0.25 µs (at 16 MHz)
 - 122 µs (at 32.768 kHz)
 - 132 types & 731 basic instructions
- 2. 24interrupt sources (External : 5 Internal : 19)
- 3. Input / Output ports (56 pins)

Large current output: 13pins (Typ. 20mA), LED direct drive

- 4. Watchdog Timer
- 5. Prescaler
 - Time base timer
 - Divider output function
- 6. 16-bit timer counter: 1 ch
 - Timer, External trigger, Window, Pulse width measurement,
 - Event counter, Programmable pulse generate (PPG) modes
- 7. 16-bit timer counter: 1 ch
 - Timer, Event counter, Window modes

This product uses the Super Flash® technology under the licence of Silicon Storage Technology, Inc. Super Flash® is registered trademark of Silicon Storage Technology, Inc.

|--|

• The information contained herein is subject to change without notice. 021023_D

The information contained herein is subject to change without notice. 021023_D
TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA products Reliability Handbock" etc. 021023_A
The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, arglical instruments, combustion control instruments, medical instru-

airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instru-ments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B

The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or

• For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619 S

sale are prohibited under any applicable laws and regulations. 060106_Q The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C

The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E

- 8. 8-bit timer counter : 4 ch
 - Timer, Event counter, Programmable divider output (PDO),

Pulse width modulation (PWM) output,

Programmable pulse generation (PPG) modes

- 9. 8-bit UART : 2 ch
- 10. High-Speed SIO: 2ch
- 11. Serial Bus Interface(I²C Bus): 1ch
- 12. 10-bit successive approximation type AD converter
 - Analog input: 16 ch
- 13. Key-on wakeup : 4 ch
- 14. Clock operation

Single clock mode

Dual clock mode

15. Low power consumption operation

STOP mode: Oscillation stops. (Battery/Capacitor back-up.)

SLOW1 mode: Low power consumption operation using low-frequency clock.(High-frequency clock stop.)

SLOW2 mode: Low power consumption operation using low-frequency clock.(High-frequency clock oscillate.)

IDLE0 mode: CPU stops, and only the Time-Based-Timer(TBT) on peripherals operate using high frequency clock. Release by falling edge of the source clock which is set by TBTCR<TBTCK>.

IDLE1 mode: CPU stops and peripherals operate using high frequency clock. Release by interruputs(CPU restarts).

IDLE2 mode: CPU stops and peripherals operate using high and low frequency clock. Release by interruputs. (CPU restarts).

SLEEP0 mode: CPU stops, and only the Time-Based-Timer(TBT) on peripherals operate using low frequency clock.Release by falling edge of the source clock which is set by TBTCR<TBTCK>.

SLEEP1 mode: CPU stops, and peripherals operate using low frequency clock. Release by interruput.(CPU restarts).

SLEEP2 mode: CPU stops and peripherals operate using high and low frequency clock. Release by interruput.

16. Wide operation voltage:

4.5 V to 5.5 V at 16MHz /32.768 kHz 3.0 V to 5.5 V at 8 MHz /32.768 kHz

1.2 Pin Assignment




Figure 1-1 Pin Assignment

1.3 Block Diagram




Figure 1-2 Block Diagram

1.4 Pin Names and Functions

The TMP86FS49AIFG has MCU mode, parallel PROM mode, and serial PROM mode. Table 1-1 shows the pin functions in MCU mode. The serial PROM mode is explained later in a separate chapter.

Table 1-1 Pin Names and Functions(1/3)

Pin Name	Pin Number	Input/Output	Functions
P07	17	IO	PORT07
INT2		I	External interrupt 2 input
Р06	16	IO	PORT06
<u>SCK1</u>		IO	Serial clock input/output 1
P05	15	10	PORT05
SO1		0	Serial data output 1
P04	14	IO	PORT04
SI1		I	Serial data input 1
P03	13	IO	PORT03
INT1		I	External interrupt 1 input
P02	12	10	PORT02
TXD1		0	UART data output 1
P01	11	IO	PORT01
RXD1		I	UART data input 1
BOOT		I	Serial PROM mode control input
P00	10	IO	PORT00
INT0		I	External interrupt 0 input
P17	51	IO	PORT17
TC6		I	TC6 input
PD06/PWM6/PPG6		O	PDO6/PWM6/PPG6 output
P16	50	IO	PORT16
TC5		I	TC5 input
PD05/PWM5		O	PDO5/PWM5 output
P15	49	IO	PORT15
TC2		I	TC2 input
INT3		I	External interrupt 3 input
P14	48	ю	PORT14
TC4		1	TC4 input
PD04/PWM4/PPG4		0	PDO4/PWM4/PPG4 output
P13	47	10	PORT13
TC3		1	TC3 input
PD03/PWM3		0	PDO3/PWM3 output
P12	46	10	PORT12
PPG		0	PPG output
P11	45	10	PORT11
DVO		0	Divider Output
P10	44	IO	PORT10
TC1		I	TC1 input
P22	7	10	PORT22
XTOUT		0	Resonator connecting pins(32.768kHz) for inputting external clock
P21 XTIN	6	IO I	PORT21 Resonator connecting pins(32.768kHz) for inputting external clock

Table 1-1Pin Names and Functions(2/3)

Pin Name	Pin Number	Input/Output	Functions
Р20 INT5 STOP	9	10 1 1	PORT20 External interrupt 5 input STOP mode release signal input
P37	64	IO	PORT37
P36	63	IO	PORT36
P35	62	IO	PORT35
P34	61	Ю	PORT34
P33	60	Ю	PORT33
P32	59	Ю	PORT32
P31	58	IO	PORT31
P30	57	IO	PORT30
P47	43	Ю	PORT47
Р46 <u>SCK2</u>	42	IO IO	PORT46 Serial clock input/output 2
P45 SO2	41	10 0	PORT45 Serial data output 2
P44 SI2	40	IO I	PORT44 Serial data input 2
P43	39	IO	PORT43
P42 TXD2	38	10 0	PORT42 UART data output 2
P41 RXD2	37	IO I	PORT41 UART data input 2
P40	36	IO	PORT40
P54	56	IO	PORT54
P53	55	IO	PORT53
P52	54	IO	PORT52
P51 SDA	53	IO IO	PORT51 I2C bus data
P50 SCL	52	IO IO	PORT50 I2C bus clock
P67 AIN7 STOP3	27	IO I I	PORT67 Analog Input7 STOP3 input
P66 AIN6 STOP2	26	10 1 1	PORT66 Analog Input6 STOP2 input
P65 AIN5 STOP1	25	10 1 1	PORT65 Analog Input5 STOP1 input
P64 AIN4 STOP0	24	IO I I	PORT64 Analog Input4 STOP0 input

Table 1-1Pin Names and Functions(3/3)

Pin Name	Pin Number	Input/Output	Functions
P63	23	IO	PORT63
AIN3		I	Analog Input3
P62	22	IO	PORT62
AIN2		I	Analog Input2
P61	21	IO	PORT61
AIN1		I	Analog Input1
P60	20	IO	PORT60
AIN0		I	Analog Input0
P77	35	IO	PORT77
AIN15		I	Analog Input15
P76	34	IO	PORT76
AIN14		I	Analog Input14
P75	33	IO	PORT75
AIN13		I	Analog Input13
P74	32	IO	PORT74
AIN12		I	Analog Input12
P73	31	IO	PORT73
AIN11		I	Analog Input11
P72	30	IO	PORT72
AIN10		I	Analog Input10
P71	29	IO	PORT71
AIN9		I	Analog Input9
P70	28	IO	PORT70
AIN8		I	Analog Input8
XIN	2	I	Resonator connecting pins for high-frequency clock
XOUT	3	0	Resonator connecting pins for high-frequency clock
RESET	8	I	Reset signal
TEST	4	I	Test pin for out-going test. Normally, be fixed to low.
VAREF	18	I	Analog Base Voltage Input Pin for A/D Conversion
AVDD	19	I	Analog Power Supply
VDD	5	I	+5V
VSS	1	I	0(GND)

2. Operational Description

2.1 CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller.

This section provides a description of the CPU core, the program memory, the data memory, and the reset circuit.

2.1.1 Memory Address Map

The TMP86FS49AIFG memory is composed Flash, RAM, DBR(Data buffer register) and SFR(Special function register). They are all mapped in 64-Kbyte address space. Figure 2-1 shows the TMP86FS49AIFG memory address map.




Figure 2-1 Memory Address Map

2.1.2 Program Memory (Flash)

The TMP86FS49AIFG has a 61440 bytes (Address 1000H to FFFFH) of program memory (Flash).

2.1.3 Data Memory (RAM)

The TMP86FS49AIFG has 2048 bytes (Address 0040H to 083FH) of internal RAM. The first 192 bytes (0040H to 00FFH) of the internal RAM are located in the direct area; instructions with shorten operations are available against such an area.

The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine.

	LD	HL, 0040H	; Start address setup
	LD	А, Н	; Initial value (00H) setup
	LD	BC, 07FFH	
SRAMCLR:	LD	(HL), A	
	INC	HL	
	DEC	BC	
	JRS	F, SRAMCLR	

2.2 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a standby controller.




Figure 2-2 System Colck Control

2.2.1 Clock Generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains two oscillation circuits: One for the high-frequency clock and one for the low-frequency clock. Power consumption can be reduced by switching of the standby controller to low-power operation based on the low-frequency clock.

The high-frequency (fc) clock and low-frequency (fs) clock can easily be obtained by connecting a resonator between the XIN/XOUT and XTIN/XTOUT pins respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to XIN/XTIN pin with XOUT/XTOUT pin not connected.

TOSHIBA




Figure 2-3 Examples of Resonator Connection

Note: The function to monitor the basic clock directly at external is not provided for hardware, however, with disabling all interrupts and watchdog timers, the oscillation frequency can be adjusted by monitoring the pulse which the fixed frequency is outputted to the port by the program.

The system to require the adjustment of the oscillation frequency should create the program for the adjustment in advance.

2.2.2 Timing Generator

The timing generator generates the various system clocks supplied to the CPU core and peripheral hardware from the basic clock (fc or fs). The timing generator provides the following functions.

- 1. Generation of main system clock
- 2. Generation of divider output (DVO) pulses
- 3. Generation of source clocks for time base timer
- 4. Generation of source clocks for watchdog timer
- 5. Generation of internal source clocks for timer/counters
- 6. Generation of warm-up clocks for releasing STOP mode

2.2.2.1 Configuration of timing generator

The timing generator consists of a 2-stage prescaler, a 21-stage divider, a main system clock generator, and machine cycle counters.

An input clock to the 7th stage of the divider depends on the operating mode, SYSCR2<SYSCK> and TBTCR<DV7CK>, that is shown in Figure 2-4. As reset and STOP mode started/canceled, the prescaler and the divider are cleared to "0".




Figure 2-4 Configuration of Timing Generator

Timing Generator Control Register

TBTCR	7	6	5	4	3	2	1	0		
(0036H)	(DVOEN)	(DVO	CK)	DV7CK	(TBTEN)		(TBTCK)		(Initial value: 0000 0000)	
									-	
DV7CKSelection of input to the 7th stage of the divider0: fc/28 [Hz] 1: fs							R/W			

Note 1: In single clock mode, do not set DV7CK to "1".

Note 2: Do not set "1" on DV7CK while the low-frequency clock is not operated stably.

Note 3: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *: Don't care

Note 4: In SLOW1/2 and SLEEP1/2 modes, the DV7CK setting is ineffective, and fs is input to the 7th stage of the divider.

Note 5: When STOP mode is entered from NORMAL1/2 mode, the DV7CK setting is ineffective during the warm-up period after release of STOP mode, and the 6th stage of the divider is input to the 7th stage during this period.

2.2.2.2 Machine cycle

Instruction execution and peripheral hardware operation are synchronized with the main system clock.

The minimum instruction execution unit is called an "machine cycle". There are a total of 10 different types of instructions for the TLCS-870/C Series: Ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10 machine cycles for execution. A machine cycle consists of 4 states (S0 to S3), and each state consists of one main system clock.




Figure 2-5 Machine Cycle

2.2.3 Operation Mode Control Circuit

The operation mode control circuit starts and stops the oscillation circuits for the high-frequency and low-frequency clocks, and switches the main system clock. There are three operating modes: Single clock mode, dual clock mode and STOP mode. These modes are controlled by the system control registers (SYSCR1 and SYSCR2). Figure 2-6 shows the operating mode transition diagram.

2.2.3.1 Single-clock mode

Only the oscillation circuit for the high-frequency clock is used, and P21 (XTIN) and P22 (XTOUT) pins are used as input/output ports. The main-system clock is obtained from the high-frequency clock. In the single-clock mode, the machine cycle time is 4/fc [s].

(1) NORMAL1 mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock. The TMP86FS49AIFG is placed in this mode after reset.

(2) IDLE1 mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however on-chip peripherals remain active (Operate using the high-frequency clock).

IDLE1 mode is started by SYSCR2<IDLE> = "1", and IDLE1 mode is released to NORMAL1 mode by an interrupt request from the on-chip peripherals or external interrupt inputs. When the IMF (Interrupt master enable flag) is "1" (Interrupt enable), the execution will resume with the acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When the IMF is "0" (Interrupt disable), the execution will resume with the instruction which follows the IDLE1 mode start instruction.

(3) IDLE0 mode

In this mode, all the circuit, except oscillator and the timer-base-timer, stops operation.

This mode is enabled by SYSCR2<TGHALT> = "1".

When IDLE0 mode starts, the CPU stops and the timing generator stops feeding the clock to the peripheral circuits other than TBT. Then, upon detecting the falling edge of the source clock selected with TBTCR<TBTCK>, the timing generator starts feeding the clock to all peripheral circuits.

When returned from IDLE0 mode, the CPU restarts operating, entering NORMAL1 mode back again. IDLE0 mode is entered and returned regardless of how TBTCR<TBTEN> is set. When IMF = "1", EF7 (TBT interrupt individual enable flag) = "1", and TBTCR<TBTEN> = "1", interrupt processing is performed. When IDLE0 mode is entered while TBTCR<TBTEN> = "1", the INTTBT interrupt latch is set after returning to NORMAL1 mode.

2.2.3.2 Dual-clock mode

Both the high-frequency and low-frequency oscillation circuits are used in this mode. P21 (XTIN) and P22 (XTOUT) pins cannot be used as input/output ports. The main system clock is obtained from the high-frequency clock in NORMAL2 and IDLE2 modes, and is obtained from the low-frequency clock in SLOW and SLEEP modes. The machine cycle time is 4/fc [s] in the NORMAL2 and IDLE2 modes, and 4/fs [s] (122 µs at fs = 32.768 kHz) in the SLOW and SLEEP modes.

The TLCS-870/C is placed in the signal-clock mode during reset. To use the dual-clock mode, the low-frequency oscillator should be turned on at the start of a program.

(1) NORMAL2 mode

In this mode, the CPU core operates with the high-frequency clock. On-chip peripherals operate using the high-frequency clock and/or low-frequency clock.

(2) SLOW2 mode

In this mode, the CPU core operates with the low-frequency clock, while both the high-frequency clock and the low-frequency clock are operated. As the SYSCR2<SYSCK> becomes "1", the hard-ware changes into SLOW2 mode. As the SYSCR2<SYSCK> becomes "0", the hardware changes into NORMAL2 mode. As the SYSCR2<XEN> becomes "0", the hardware changes into SLOW1 mode. Do not clear SYSCR2<XTEN> to "0" during SLOW2 mode.

(3) SLOW1 mode

This mode can be used to reduce power-consumption by turning off oscillation of the high-frequency clock. The CPU core and on-chip peripherals operate using the low-frequency clock. Switching back and forth between SLOW1 and SLOW2 modes are performed by SYSCR2<XEN>. In SLOW1 and SLEEP modes, the input clock to the 1st stage of the divider is stopped; output from the 1st to 6th stages is also stopped.

(4) IDLE2 mode

In this mode, the internal oscillation circuit remain active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (Operate using the high-frequency clock and/or the low-frequency clock). Starting and releasing of IDLE2 mode are the same as for IDLE1 mode, except that operation returns to NORMAL2 mode.

(5) SLEEP1 mode

In this mode, the internal oscillation circuit of the low-frequency clock remains active. The CPU, the watchdog timer, and the internal oscillation circuit of the high-frequency clock are halted; however, on-chip peripherals remain active (Operate using the low-frequency clock). Starting and releasing of SLEEP mode are the same as for IDLE1 mode, except that operation returns to SLOW1 mode. In SLOW1 and SLEEP1 modes, the input clock to the 1st stage of the divider is stopped; output from the 1st to 6th stages is also stopped.

(6) SLEEP2 mode

The SLEEP2 mode is the idle mode corresponding to the SLOW2 mode. The status under the SLEEP2 mode is same as that under the SLEEP1 mode, except for the oscillation circuit of the high-frequency clock.

(7) SLEEP0 mode

In this mode, all the circuit, except oscillator and the timer-base-timer, stops operation. This mode is enabled by setting "1" on bit SYSCR2<TGHALT>.


When SLEEP0 mode starts, the CPU stops and the timing generator stops feeding the clock to the peripheral circuits other than TBT. Then, upon detecting the falling edge of the source clock selected with TBTCR<TBTCK>, the timing generator starts feeding the clock to all peripheral circuits.

When returned from SLEEP0 mode, the CPU restarts operating, entering SLOW1 mode back again. SLEEP0 mode is entered and returned regardless of how TBTCR<TBTEN> is set. When IMF = "1", EF7 (TBT interrupt individual enable flag) = "1", and TBTCR<TBTEN> = "1", interrupt processing is performed. When SLEEP0 mode is entered while TBTCR<TBTEN> = "1", the INTTBT interrupt latch is set after returning to SLOW1 mode.

2.2.3.3 STOP mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with a lowest power consumption during STOP mode.

STOP mode is started by the system control register 1 (SYSCR1), and STOP mode is released by a inputting (Either level-sensitive or edge-sensitive can be programmably selected) to the $\overline{\text{STOP}}$ pin. After the warm-up period is completed, the execution resumes with the instruction which follows the STOP mode start instruction.



Note 1: NORMAL1 and NORMAL2 modes are generically called NORMAL; SLOW1 and SLOW2 are called SLOW; IDLE0, IDLE1 and IDLE2 are called IDLE; SLEEP0, SLEEP1 and SLEEP2 are called SLEEP.

Note 2: The mode is released by falling edge of TBTCR<TBTCK> setting.

Figure 2-6 Operating Mode Transition Diagram

Operating Mode		Oscillator				Other	Machine Cycle	
		High Frequency	Low Frequency	CPU Core	TBT	Peripherals	Time	
	RESET			Reset	Reset	Reset		
	NORMAL1	Oscillation		Operate		0	4/fc [s]	
Single clock	IDLE1	Oscillation	Stop		Operate	Operate	4/10 [5]	
	IDLE0			Halt		Halt		
	STOP	Stop			Halt		-	
	NORMAL2	Oscillation	Oscillation Oscillation	Operate with high frequency	Operate	Operate	4/fc [s]	
Dual clock	IDLE2			Halt				
	SLOW2			Operate with low frequency			4/fs [s]	
	SLEEP2			Halt				
	SLOW1			Operate with low frequency				
	SLEEP1	Stop						
	SLEEP0			Halt		Halt		
	STOP		Stop		Halt	ridit	_	

OSHIBA

System Control Register 1

SYSCR1	7	6	5	4	3	2	1	0	
(0038H)	STOP	RELM	RETM	OUTEN	W	UT			(Initial value: 0000 00**)

STOP	STOP mode start 0: CPU core and peripherals remain active 1: CPU core and peripherals are halted (Start STOP method)			rt STOP mode)	R/W	
RELM	Release method for STOP mode	0: Edge-sensitive release 1: Level-sensitive release				
RETM	Operating mode after STOP mode	0: Return to NORMAL1/2 mode 1: Return to SLOW1 mode				
OUTEN	Port output during STOP mode	0: High impedance 1: Output kept			R/W	
			Return to NORMAL mode	Return to SLOW mode		
WUT	Warm-up time at releasing STOP mode	00 01 10 11	3 x 2 ¹⁶ /fc 2 ¹⁶ /fc 3 x 2 ¹⁴ /fc 2 ¹⁴ /fc	3 x 2 ¹³ /fs 2 ¹³ /fs 3 x 2 ⁶ /fs 2 ⁶ /fs	R/W	

Note 1: Always set RETM to "0" when transiting from NORMAL mode to STOP mode. Always set RETM to "1" when transiting from SLOW mode to STOP mode.

- Note 2: When STOP mode is released with RESET pin input, a return is made to NORMAL1 regardless of the RETM contents.
- Note 3: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *; Don't care
- Note 4: Bits 0 and 1 in SYSCR1 are read as undefined data when a read instruction is executed.
- Note 5: As the hardware becomes STOP mode under OUTEN = "0", input value is fixed to "0"; therefore it may cause external interrupt request on account of falling edge.
- Note 6: When the key-on wakeup is used, RELM should be set to "1".
- Note 7: Port P20 is used as STOP pin. Therefore, when stop mode is started, OUTEN does not affect to P20, and P20 becomes High-Z mode.
- Note 8: The warmig-up time should be set correctly for using oscillator.

System Control Register 2

S (0

SYSCR2	7	6	5	4	3	2	1	0	
(0039H)	XEN	XTEN	SYSCK	IDLE		TGHALT			(Initial value: 1000 *0**)

х	(EN	High-frequency oscillator control	0: Turn off oscillation 1: Turn on oscillation	
XT	TEN	Low-frequency oscillator control	0: Turn off oscillation 1: Turn on oscillation	
SYSCK Main system clock select (Write)/main system clock moni- tor (Read)		(Write)/main system clock moni-	0: High-frequency clock (NORMAL1/NORMAL2/IDLE1/IDLE2) 1: Low-frequency clock (SLOW1/SLOW2/SLEEP1/SLEEP2)	
IC	DLE	CPU and watchdog timer control (IDLE1/2 and SLEEP1/2 modes)	0: CPU and watchdog timer remain active 1: CPU and watchdog timer are stopped (Start IDLE1/2 and SLEEP1/2 modes)	
TGI	TGHALT TG control (IDLE0 and SLEEP0 modes)		0: Feeding clock to all peripherals from TG1: Stop feeding clock to peripherals except TBT from TG. (Start IDLE0 and SLEEP0 modes)	R/W

Note 1: A reset is applied if both XEN and XTEN are cleared to "0", XEN is cleared to "0" when SYSCK = "0", or XTEN is cleared to "0" when SYSCK = "1".

- Note 2: *: Don't care, TG: Timing generator
- Note 3: Bits 3, 1 and 0 in SYSCR2 are always read as undefined value.
- Note 4: Do not set IDLE and TGHALT to "1" simultaneously.
- Note 5: Because returning from IDLE0/SLEEP0 to NORMAL1/SLOW1 is executed by the asynchronous internal clock, the period of IDLE0/SLEEP0 mode might be shorter than the period setting by TBTCR<TBTCK>.
- Note 6: When IDLE1/2 or SLEEP1/2 mode is released, IDLE is automatically cleared to "0".
- Note 7: When IDLE0 or SLEEP0 mode is released, TGHALT is automatically cleared to "0".
- Note 8: Before setting TGHALT to "1", be sure to stop peripherals. If peripherals are not stopped, the interrupt latch of peripherals may be set after IDLE0 or SLEEP0 mode is released.

2.2.4 Operating Mode Control

2.2.4.1 STOP mode

STOP mode is controlled by the system control register 1, the STOP pin input and key-on wakeup input (STOP3 to STOP0) which are controlled by the STOP mode release control register (STOPCR). The STOP pin is also used both as a port P20 and an INT5 (external interrupt input 5) pin. STOP mode is started by setting SYSCR1<STOP> to "1". During STOP mode, the following status is maintained.

- 1. Oscillations are turned off, and all internal operations are halted.
- 2. The data memory, registers, the program status word and port output latches are all held in the status in effect before STOP mode was entered.
- 3. The prescaler and the divider of the timing generator are cleared to "0".
- 4. The program counter holds the address 2 ahead of the instruction (e.g., [SET (SYSCR1).7]) which started STOP mode.

STOP mode includes a level-sensitive mode and an edge-sensitive mode, either of which can be selected with the SYSCR1<RELM>. Do not use any key-on wakeup input (STOP3 to STOP0) for releasing STOP mode in edge-sensitive mode.

- Note 1: The STOP mode can be released by either the STOP or key-on wakeup pins (STOP3 to STOP0). However, because the STOP pin is different from the key-on wakeup and can not inhibit the release input, the STOP pin must be used for releasing STOP mode.
- Note 2: During STOP period (from start of STOP mode to end of warm up), due to changes in the external interrupt pin signal, interrupt latches may be set to "1" and interrupts may be accepted immediately after STOP mode is released. Before starting STOP mode, therefore, disable interrupts. Also, before enabling interrupts after STOP mode is released, clear unnecessary interrupt latches.
- (1) Level-sensitive release mode (RELM = "1")

In this mode, STOP mode is released by setting the $\overline{\text{STOP}}$ pin high or detecting low level input for the STOP3 to STOP0 pins which are enabled by STOPCR. This mode is used for capacitor backup when the main power supply is cut off and long term battery backup.

Even if an instruction for starting STOP mode is executed while STOP pin input is high or STOP3 to STOP0 inputs are low, STOP mode does not start but instead the warm-up sequence starts immediately. Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the STOP pin input is low and the STOP3 to STOP0 inputs are high. The following two methods can be used for confirmation.

- 1. Testing a port.
- 2. Using an external interrupt input INT5 (INT5 is a falling edge-sensitive input).

Example 1 :Starting STOP mode from NORMAL mode by testing a port P20.

	LD	(SYSCR1), 01010000B	; Sets up the level-sensitive release mode
SSTOPH:	TEST	(P2PRD). 0	; Wait until the $\overline{\mbox{STOP}}$ pin input goes low level
	JRS	F, SSTOPH	
	DI		; IMF \leftarrow 0
	SET	(SYSCR1). 7	; Starts STOP mode






Figure 2-7 Level-sensitive Release Mode

- Note 1: Even if the STOP pin input is low or the STOP3 to STOP0 pin inputs are high after warm-up start, the STOP mode is not restarted.
- Note 2: In this case of changing to the level-sensitive mode from the edge-sensitive mode, the release mode is not switched until a rising edge of the STOP pin input is detected.
- (2) Edge-sensitive release mode (RELM = "0")

In this mode, STOP mode is released by a rising edge of the $\overline{\text{STOP}}$ pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the $\overline{\text{STOP}}$ pin. In the edge-sensitive release mode, STOP mode is started even when the $\overline{\text{STOP}}$ pin input is high level. Do not use any STOP3 to STOP0 pin inputs for releasing STOP mode in edge-sensitive release mode.

Example :Starting STOP mode from NORMAL mode

DI		; $IMF \leftarrow 0$
LD	(SYSCR1), 10010000B	; Starts after specified to the edge-sensitive release mode




Figure 2-8 Edge-sensitive Release Mode


STOP mode is released by the following sequence.

- 1. In the dual-clock mode, when returning to NORMAL2, both the high-frequency and lowfrequency clock oscillators are turned on; when returning to SLOW1 mode, only the lowfrequency clock oscillator is turned on. In the single-clock mode, only the high-frequency clock oscillator is turned on.
- 2. A warm-up period is inserted to allow oscillation time to stabilize. During warm up, all internal operations remain halted. Four different warm-up times can be selected with the SYSCR1<WUT> in accordance with the resonator characteristics.
- 3. When the warm-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction.
- Note 1: When the STOP mode is released, the start is made after the prescaler and the divider of the timing generator are cleared to "0".
- Note 2: STOP mode can also be released by inputting low level on the RESET pin, which immediately performs the normal reset operation.
- Note 3: When STOP mode is released with a low hold voltage, the following cautions must be observed. The power supply voltage must be at the operating voltage level before releasing STOP mode. The RESET pin input must also be "H" level, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the RESET pin input voltage will increase at a slower pace than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the RESET pin drops below the non-inverting high-level input voltage (Hysteresis input).

WUT	Warm-up Time [ms]				
001	Return to NORMAL Mode	Return to SLOW Mode			
00	12.288	750			
01	4.096	250			
10	3.072	5.85			
11	1.024	1.95			

Table 2-2 Warm-up Time Example (at fc = 16.0 MHz, fs = 32.768 kHz)

Note 1: The warm-up time is obtained by dividing the basic clock by the divider. Therefore, the warm-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warm-up time must be considered as an approximate value.



2.2.4.2 IDLE1/2 mode and SLEEP1/2 mode

IDLE1/2 and SLEEP1/2 modes are controlled by the system control register 2 (SYSCR2) and maskable interrupts. The following status is maintained during these modes.

- 1. Operation of the CPU and watchdog timer (WDT) is halted. On-chip peripherals continue to operate.
- 2. The data memory, CPU registers, program status word and port output latches are all held in the status in effect before these modes were entered.
- 3. The program counter holds the address 2 ahead of the instruction which starts these modes.




Figure 2-10 IDLE1/2 and SLEEP1/2 Modes

• Start the IDLE1/2 and SLEEP1/2 modes

After IMF is set to "0", set the individual interrupt enable flag (EF) which releases IDLE1/2 and SLEEP1/2 modes. To start IDLE1/2 and SLEEP1/2 modes, set SYSCR2<IDLE> to "1".

Release the IDLE1/2 and SLEEP1/2 modes

IDLE1/2 and SLEEP1/2 modes include a normal release mode and an interrupt release mode. These modes are selected by interrupt master enable flag (IMF). After releasing IDLE1/2 and SLEEP1/2 modes, the SYSCR2<IDLE> is automatically cleared to "0" and the operation mode is returned to the mode preceding IDLE1/2 and SLEEP1/2 modes.

IDLE1/2 and SLEEP1/2 modes can also be released by inputting low level on the $\overline{\text{RESET}}$ pin. After releasing reset, the operation mode is started from NORMAL1 mode.


(1) Normal release mode (IMF = "0")

IDLE1/2 and SLEEP1/2 modes are released by any interrupt source enabled by the individual interrupt enable flag (EF). After the interrupt is generated, the program operation is resumed from the instruction following the IDLE1/2 and SLEEP1/2 modes start instruction. Normally, the interrupt latches (IL) of the interrupt source used for releasing must be cleared to "0" by load instructions.

(2) Interrupt release mode (IMF = "1")

IDLE1/2 and SLEEP1/2 modes are released by any interrupt source enabled with the individual interrupt enable flag (EF) and the interrupt processing is started. After the interrupt is processed, the program operation is resumed from the instruction following the instruction, which starts IDLE1/2 and SLEEP1/2 modes.

Note: When a watchdog timer interrupts is generated immediately before IDLE1/2 and SLEEP1/2 modes are started, the watchdog timer interrupt will be processed but IDLE1/2 and SLEEP1/2 modes will not be started.



2.2.4.3 IDLE0 and SLEEP0 modes (IDLE0, SLEEP0)

IDLE0 and SLEEP0 modes are controlled by the system control register 2 (SYSCR2) and the time base timer control register (TBTCR). The following status is maintained during IDLE0 and SLEEP0 modes.

- 1. Timing generator stops feeding clock to peripherals except TBT.
- 2. The data memory, CPU registers, program status word and port output latches are all held in the status in effect before IDLE0 and SLEEP0 modes were entered.
- 3. The program counter holds the address 2 ahead of the instruction which starts IDLE0 and SLEEP0 modes.

Note: Before starting IDLE0 or SLEEP0 mode, be sure to stop (Disable) peripherals.




Figure 2-12 IDLE0 and SLEEP0 Modes

· Start the IDLE0 and SLEEP0 modes

Stop (Disable) peripherals such as a timer counter.

To start IDLE0 and SLEEP0 modes, set SYSCR2<TGHALT> to "1".

• Release the IDLE0 and SLEEP0 modes

IDLE0 and SLEEP0 modes include a normal release mode and an interrupt release mode.

These modes are selected by interrupt master flag (IMF), the individual interrupt enable flag of TBT and TBTCR<TBTEN>.

After releasing IDLE0 and SLEEP0 modes, the SYSCR2<TGHALT> is automatically cleared to "0" and the operation mode is returned to the mode preceding IDLE0 and SLEEP0 modes. Before starting the IDLE0 or SLEEP0 mode, when the TBTCR<TBTEN> is set to "1", INTTBT interrupt latch is set to "1".

IDLE0 and SLEEP0 modes can also be released by inputting low level on the $\overline{\text{RESET}}$ pin. After releasing reset, the operation mode is started from NORMAL1 mode.

Note: IDLE0 and SLEEP0 modes start/release without reference to TBTCR<TBTEN> setting.


(1) Normal release mode (IMF•EF7•TBTCR<TBTEN> = "0")

IDLE0 and SLEEP0 modes are released by the source clock falling edge, which is setting by the TBTCR<TBTCK>. After the falling edge is detected, the program operation is resumed from the instruction following the IDLE0 and SLEEP0 modes start instruction. Before starting the IDLE0 or SLEEP0 mode, when the TBTCR<TBTEN> is set to "1", INTTBT interrupt latch is set to "1".

(2) Interrupt release mode (IMF•EF7•TBTCR<TBTEN> = "1")

IDLE0 and SLEEP0 modes are released by the source clock falling edge, which is setting by the TBTCR<TBTCK> and INTTBT interrupt processing is started.

- Note 1: Because returning from IDLE0, SLEEP0 to NORMAL1, SLOW1 is executed by the asynchronous internal clock, the period of IDLE0, SLEEP0 mode might be the shorter than the period setting by TBTCR<TBTCK>.
- Note 2: When a watchdog timer interrupt is generated immediately before IDLE0/SLEEP0 mode is started, the watchdog timer interrupt will be processed but IDLE0/SLEEP0 mode will not be started.



2.2.4.4 SLOW mode

SLOW mode is controlled by the system control register 2 (SYSCR2).

The following is the methods to switch the mode with the warm-up counter.

(1) Switching from NORMAL2 mode to SLOW1 mode

First, set SYSCR2<SYSCK> to switch the main system clock to the low-frequency clock for SLOW2 mode. Next, clear SYSCR2<XEN> to turn off high-frequency oscillation.

Example 1 :Switching from NORMAL2 mode to SLOW1 mode.

SET	(SYSCR2). 5	; SYSCR2 <sysck> ← 1 (Switches the main system clock to the low-frequency clock for SLOW2)</sysck>
CLR	(SYSCR2). 7	; SYSCR2 <xen> ← 0 (Turns off high-frequency oscillation)</xen>

Example 2 :Switching to the SLOW1 mode after low-frequency clock has stabilized.

	SET	(SYSCR2). 6	; SYSCR2 <xten> ← 1</xten>
	LD	(TC5CR), 43H	; Sets mode for TC6, 5 (16-bit mode, fs for source)
	LD	(TC6CR), 05H	; Sets warming-up counter mode
	LDW	(TTREG5), 8000H	; Sets warm-up time (Depend on oscillator accompanied)
	DI		; IMF ← 0
	SET	(EIRE). 2	; Enables INTTC6
	EI		; IMF ← 1
	SET	(TC6CR). 3	; Starts TC6, 5
	:		
PINTTC6:	CLR	(TC6CR). 3	; Stops TC6, 5
	SET	(SYSCR2). 5	; SYSCR2 <sysck> ← 1 (Switches the main system clock to the low-frequency clock)</sysck>
	CLR	(SYSCR2). 7	; SYSCR2 <xen> ← 0 (Turns off high-frequency oscillation)</xen>
	RETI		
	:		
VINTTC6:	DW	PINTTC6	; INTTC6 vector table


Note: The high-frequency clock can be continued oscillation in order to return to NORMAL2 mode from SLOW mode quickly. Always turn off oscillation of high-frequency clock when switching from SLOW mode to stop mode.

(2) Switching from SLOW1 mode to NORMAL2 mode

First, set SYSCR2<XEN> to turn on the high-frequency oscillation. When time for stabilization (Warm up) has been taken by the timer/counter (TC6,TC5), clear SYSCR2<SYSCK> to switch the main system clock to the high-frequency clock.

SLOW mode can also be released by inputting low level on the \overline{RESET} pin. After releasing reset, the operation mode is started from NORMAL1 mode.

Note: After SYSCK is cleared to "0", executing the instructions is continiued by the low-frequency clock for the period synchronized with low-frequency and high-frequency clocks.



Example :Switching from the SLOW1 mode to the NORMAL2 mode (fc = 16 MHz, warm-up time is 4.0 ms).

	SET	(SYSCR2). 7	; SYSCR2 <xen> \leftarrow 1 (Starts high-frequency oscillation)</xen>
	LD	(TC5CR), 63H	; Sets mode for TC6, 5 (16-bit mode, fc for source)
	LD	(TC6CR), 05H	; Sets warming-up counter mode
	LD	(TTREG6), 0F8H	; Sets warm-up time
	DI		; IMF ← 0
	SET	(EIRE). 2	; Enables INTTC6
	EI		; IMF ← 1
	SET	(TC6CR). 3	; Starts TC6, 5
	:		
PINTTC6:	CLR	(TC6CR). 3	; Stops TC6, 5
	CLR	(SYSCR2). 5	; SYSCR2 <sysck> \leftarrow 0 (Switches the main system clock to the high-frequency clock)</sysck>
	RETI		
	:		
VINTTC6:	DW	PINTTC6	; INTTC6 vector table




Figure 2-14 Switching between the NORMAL2 and SLOW Modes

2.3 Reset Circuit

The TMP86FS49AIFG has four types of reset generation procedures: An external reset input, an address trap reset, a watchdog timer reset and a system clock reset. Of these reset, the address trap reset, the watchdog timer and the system clock reset are a malfunction reset. When the malfunction reset request is detected, reset occurs during the maximum 24/fc[s].

The malfunction reset circuit such as watchdog timer reset, address trap reset and system clock reset is not initialized when power is turned on. Therefore, reset may occur during maximum 24/fc[s] (1.5µs at 16.0 MHz) when power is turned on.

Table 2-3 shows on-chip hardware initialization by reset action.

On-chip Hardware		Initial Value	On-chip Hardware	Initial Value	
Program counter	(PC)	(FFFEH)			
Stack pointer	(SP)	Not initialized	Prescaler and divider of timing generator	0	
General-purpose registers (W, A, B, C, D, E, H, L, IX, IV	<i>′</i>)	Not initialized			
Jump status flag	(JF)	Not initialized	Watchdog timer	Enable	
Zero flag	(ZF)	Not initialized			
Carry flag	(CF)	Not initialized		Refer to I/O port circuitry	
Half carry flag	(HF)	Not initialized			
Sign flag	(SF)	Not initialized	Output latches of I/O ports		
Overflow flag	(VF)	Not initialized			
Interrupt master enable flag	(IMF)	0			
Interrupt individual enable flags	(EF)	0		Refer to each of control	
Interrupt latches	(IL)	0	Control registers	register	
			RAM	Not initialized	

Table 2-3 Initializing Internal Status by Reset Action

2.3.1 External Reset Input

The **RESET** pin contains a Schmitt trigger (Hysteresis) with an internal pull-up resistor.

When the $\overline{\text{RESET}}$ pin is held at "L" level for at least 3 machine cycles (12/fc [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the $\overline{\text{RESET}}$ pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFEH to FFFFH.




Figure 2-15 Reset Circuit

2.3.2 Address trap reset

If the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM (when WDTCR1<ATAS> is set to "1"), DBR or SFR area, address trap reset will be generated. The reset time is maximum 24/fc[s] (1.5µs at 16.0 MHz).

Note: The operating mode under address trapped is alternative of reset or interrupt. The address trap area is alternative.



Note 1: Address "a" is on-chip RAM (WDTCR1<ATAS> = "1") space, DBR or SFR area.

Note 2: During reset release, reset vector "r" is read out, and an instruction at address "r" is fetched and decoded.

Figure 2-16 Address Trap Reset

2.3.3 Watchdog timer reset

Refer to Section "Watchdog Timer".

2.3.4 System clock reset

If the condition as follows is detected, the system clock reset occurs automatically to prevent dead lock of the CPU. (The oscillation is continued without stopping.)

- In case of clearing SYSCR2<XEN> and SYSCR2<XTEN> simultaneously to "0".
- In case of clearing SYSCR2<XEN> to "0", when the SYSCR2<SYSCK> is "0".
- In case of clearing SYSCR2<XTEN> to "0", when the SYSCR2<SYSCK> is "1".

The reset time is maximum 24/fc (1.5 μs at 16.0 MHz).

3. Interrupt Control Circuit

The TMP86FS49AIFG has a total of 24 interrupt sources excluding reset. Interrupts can be nested with priorities. Four of the internal interrupt sources are non-maskable while the rest are maskable.

Interrupt sources are provided with interrupt latches (IL), which hold interrupt requests, and independent vectors. The interrupt latch is set to "1" by the generation of its interrupt request which requests the CPU to accept its interrupts. Interrupts are enabled or disabled by software using the interrupt master enable flag (IMF) and interrupt enable flag (EF). If more than one interrupts are generated simultaneously, interrupts are accepted in order which is dominated by hardware.

	Interrupt Factors	Enable Condition	Interrupt Latch	Vector Address	Priority
Internal/External	(Reset)	Non-maskable	-	FFFE	1
Internal	INTSWI (Software interrupt)	Non-maskable	-	FFFC	2
Internal	INTUNDEF (Executed the undefined instruction interrupt)	Non-maskable	-	FFFC	2
Internal	INTATRAP (Address trap interrupt)	Non-maskable	IL2	FFFA	3
Internal	INTWDT (Watchdog timer interrupt)	Non-maskable	IL3	FFF8	4
External	ĪNTO	IMF• EF4 = 1, INT0EN = 1	IL4	FFF6	5
Internal	INTTC1	IMF• EF5 = 1	IL5	FFF4	6
External	INT1	IMF• EF6 = 1	IL6	FFF2	7
Internal	INTTBT	IMF• EF7 = 1	IL7	FFF0	8
External	INT2	IMF• EF8 = 1	IL8	FFEE	9
Internal	INTTC4	IMF• EF9 = 1	IL9	FFEC	10
Internal	INTTC3	IMF• EF10 = 1	IL10	FFEA	11
Internal	INTSBI	IMF• EF11 = 1	IL11	FFE8	12
External	INT3	IMF• EF12 = 1	IL12	FFE6	13
Internal	INTSIO1	IMF• EF13 = 1	IL13	FFE4	14
Internal	INTSIO2	IMF• EF14 = 1	IL14	FFE2	15
Internal	INTADC	IMF• EF15 = 1	IL15	FFE0	16
Internal	INTRXD1	IMF• EF16 = 1	IL16	FFBE	17
Internal	INTTXD1	IMF• EF17 = 1	IL17	FFBC	18
Internal	INTTC6	IMF• EF18 = 1	IL18	FFBA	19
Internal	INTTC5	IMF• EF19 = 1	IL19	FFB8	20
Internal	INTRXD2	IMF• EF20 = 1	IL20	FFB6	21
Internal	INTTXD2	IMF• EF21 = 1	IL21	FFB4	22
Internal	INTTC2	IMF• EF22 = 1	IL22	FFB2	23
External	INT5	IMF• EF23 = 1	IL23	FFB0	24

Note 1: To use the address trap interrupt (INTATRAP), clear WDTCR1<ATOUT> to "0" (It is set for the "reset request" after reset is released). For details, see "Address Trap".

Note 2: To use the watchdog timer interrupt (INTWDT), clear WDTCR1<WDTOUT> to "0" (It is set for the "Reset request" after reset is released). For details, see "Watchdog Timer".

Note 3: If an INTADC interrupt request is generated while an interrupt with priority lower than the interrupt latch IL15 (INTADC) is being accepted, the INTADC interrupt latch may be cleared without the INTADC interrupt being processed. For details, refer to the corresponding notes in the chapter on the AD converter.

3.1 Interrupt latches (IL23 to IL2)

An interrupt latch is provided for each interrupt source, except for a software interrupt and an executed the undefined instruction interrupt. When interrupt request is generated, the latch is set to "1", and the CPU is requested to accept the interrupt if its interrupt is enabled. The interrupt latch is cleared to "0" immediately after accepting interrupt. All interrupt latches are initialized to "0" during reset. The interrupt latches are located on address 002EH, 003CH and 003DH in SFR area. Each latch can be cleared to "0" individually by instruction. However, IL2 and IL3 should not be cleared to "0" by software. For clearing the interrupt latch, load instruction should be used and then IL2 and IL3 should be set to "1". If the read-modify-write instructions such as bit manipulation or operation instructions are used, interrupt request would be cleared inadequately if interrupt is requested while such instructions are executed.

Interrupt latches are not set to "1" by an instruction.

Since interrupt latches can be read, the status for interrupt requests can be monitored by software.

Note: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction) In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".

Example 1 :Clears interrupt latches

	DI		; IMF ← 0
	LDW	(ILL), 1110100000111111B	; IL12, IL10 to IL6 \leftarrow 0
	EI		; IMF ← 1
Example 2 :Reads interrupt la	itches		
	LD	WA, (ILL)	; W ← ILH, A ← ILL
Example 3 :Tests interrupt lat	ches		
	TEST	(ILL). 7	; if IL7 = 1 then jump
	JR	F, SSET	

3.2 Interrupt enable register (EIR)

The interrupt enable register (EIR) enables and disables the acceptance of interrupts, except for the non-maskable interrupts (Software interrupt, undefined instruction interrupt, address trap interrupt and watchdog interrupt). Non-maskable interrupt is accepted regardless of the contents of the EIR.

The EIR consists of an interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). These registers are located on address 002CH, 003AH and 003BH in SFR area, and they can be read and written by an instructions (Including read-modify-write instructions such as bit manipulation or operation instructions).

3.2.1 Interrupt master enable flag (IMF)

The interrupt enable register (IMF) enables and disables the acceptance of the whole maskable interrupt. While IMF = "0", all maskable interrupts are not accepted regardless of the status on each individual interrupt enable flag (EF). By setting IMF to "1", the interrupt becomes acceptable if the individuals are enabled. When an interrupt is accepted, IMF is cleared to "0" after the latest status on IMF is stacked. Thus the maskable interrupts which follow are disabled. By executing return interrupt instruction [RETI/RETN], the stacked data, which was the status before interrupt acceptance, is loaded on IMF again.

The IMF is located on bit0 in EIRL (Address: 003AH in SFR), and can be read and written by an instruction. The IMF is normally set and cleared by [EI] and [DI] instruction respectively. During reset, the IMF is initialized to "0".

3.2.2 Individual interrupt enable flags (EF23 to EF4)

Each of these flags enables and disables the acceptance of its maskable interrupt. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of its interrupt, and setting the bit to "0" disables acceptance. During reset, all the individual interrupt enable flags (EF23 to EF4) are initialized to "0" and all maskable interrupts are not accepted until they are set to "1".

Note: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction) In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute nor-


mally on interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".

Example 1 :Enables interrupts individually and sets IMF

DI		; IMF ← 0
LDW :	(EIRL), 1110100010100000B	; EF15 to EF13, EF11, EF7, EF5 \leftarrow 1 Note: IMF should not be set.
:		
EI		; IMF ← 1

Example 2 :C compiler description example

1 1	
unsigned int _io (3AH) EIRL;	/* 3AH shows EIRL address */
_DI();	
EIRL = 10100000B;	
:	
_EI();	



IL23 to IL2	Interrupt latches	at RD 0: No interrupt request	at WR 0: Clears the interrupt request	R/W
		1: Interrupt request	1: (Interrupt latch is not set.)	


Note 1: To clear any one of bits IL7 to IL4, be sure to write "1" into IL2 and IL3.

Note 2: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction)

In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".

Note 3: Do not clear IL with read-modify-write instructions such as bit operations.

Interrupt Enable Registers



Note 1: *: Don't care

Note 2: Do not set IMF and the interrupt enable flag (EF15 to EF4) to "1" at the same time.

Note 3: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction)

In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".


3.3 Interrupt Sequence

An interrupt request, which raised interrupt latch, is held, until interrupt is accepted or interrupt latch is cleared to "0" by resetting or an instruction. Interrupt acceptance sequence requires 8 machine cycles (2 μ s @16 MHz) after the completion of the current instruction. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for non-maskable interrupts). Figure 3-1 shows the timing chart of interrupt acceptance processing.

3.3.1 Interrupt acceptance processing is packaged as follows.

- a. The interrupt master enable flag (IMF) is cleared to "0" in order to disable the acceptance of any following interrupt.
- b. The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
- c. The contents of the program counter (PC) and the program status word, including the interrupt master enable flag (IMF), are saved (Pushed) on the stack in sequence of PSW + IMF, PCH, PCL. Meanwhile, the stack pointer (SP) is decremented by 3.
- d. The entry address (Interrupt vector) of the corresponding interrupt service program, loaded on the vector table, is transferred to the program counter.
- e. The instruction stored at the entry address of the interrupt service program is executed.

Note: When the contents of PSW are saved on the stack, the contents of IMF are also saved.



Note 1: a: Return address, b: Entry address, c: Address which RETI instruction is stored

Note 2: On condition that interrupt is enabled, it takes 38/fc [s] or 38/fs [s] at maximum (If the interrupt latch is set at the first machine cycle on 10 cycle instruction) to start interrupt acceptance processing since its interrupt latch is set.

Figure 3-1 Timing Chart of Interrupt Acceptance/Return Interrupt Instruction

Example: Correspondence between vector table address for INTTBT and the entry address of the interrupt service program



Figure 3-2 Vector table address, Entry address

A maskable interrupt is not accepted until the IMF is set to "1" even if the maskable interrupt higher than the level of current servicing interrupt is requested.

In order to utilize nested interrupt service, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

To avoid overloaded nesting, clear the individual interrupt enable flag whose interrupt is currently serviced, before setting IMF to "1". As for non-maskable interrupt, keep interrupt service shorten compared with length between interrupt requests; otherwise the status cannot be recovered as non-maskable interrupt would simply nested.


3.3.2 Saving/restoring general-purpose registers


During interrupt acceptance processing, the program counter (PC) and the program status word (PSW, includes IMF) are automatically saved on the stack, but the accumulator and others are not. These registers are saved by software if necessary. When multiple interrupt services are nested, it is also necessary to avoid using the same data memory area for saving registers. The following methods are used to save/restore the general-purpose registers.

3.3.2.1 Using PUSH and POP instructions

If only a specific register is saved or interrupts of the same source are nested, general-purpose registers can be saved/restored using the PUSH/POP instructions.

Example :Save/restore register using PUSH and POP instructions






3.3.2.2 Using data transfer instructions

To save only a specific register without nested interrupts, data transfer instructions are available.

TOSHIBA

PINTxx:



Example :Save/restore register using data transfer instructions





Figure 3-4 Saving/Restoring General-purpose Registers under Interrupt Processing

3.3.3 Interrupt return

Interrupt return instructions [RETI]/[RETN] perform as follows.



As for address trap interrupt (INTATRAP), it is required to alter stacked data for program counter (PC) to restarting address, during interrupt service program.

Note: If [RETN] is executed with the above data unaltered, the program returns to the address trap area and INTATRAP occurs again. When interrupt acceptance processing has completed, stacked data for PCL and PCH are located on address (SP + 1) and (SP + 2) respectively.

Example 1 :Returning from address trap interrupt (INTATRAP) service program

PINTxx:	POP	WA	; Recover SP by 2
	LD	WA, Return Address	;
	PUSH	WA	; Alter stacked data
	(interrupt proce	essing)	
	RETN		; RETURN

Example 2 :Restarting without returning interrupt

PINT

(In this case, PSW (Includes IMF) before interrupt acceptance is discarded.)

x:	INC	SP	; Recover SP by 3
	INC	SP	;
	INC	SP	;
	(interrupt proce	ssing)	
	LD	EIRL, data	; Set IMF to "1" or clear it to "0"
	JP	Restart Address	; Jump into restarting address

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

- Note 1: It is recommended that stack pointer be return to rate before INTATRAP (Increment 3 times), if return interrupt instruction [RETN] is not utilized during interrupt service program under INTATRAP (such as Example 2).
- Note 2: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

3.4 Software Interrupt (INTSW)

Executing the SWI instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt).

Use the SWI instruction only for detection of the address error or for debugging.

3.4.1 Address error detection

FFH is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address during single chip mode. Code FFH is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FFH to unused areas of the program memory. Address trap reset is generated in case that an instruction is fetched from RAM, DBR or SFR areas.

3.4.2 Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

3.5 Undefined Instruction Interrupt (INTUNDEF)

Taking code which is not defined as authorized instruction for instruction causes INTUNDEF. INTUNDEF is generated when the CPU fetches such a code and tries to execute it. INTUNDEF is accepted even if non-maskable interrupt is in process. Contemporary process is broken and INTUNDEF interrupt process starts, soon after it is requested.

Note: The undefined instruction interrupt (INTUNDEF) forces CPU to jump into vector address, as software interrupt (SWI) does.

3.6 Address Trap Interrupt (INTATRAP)

Fetching instruction from unauthorized area for instructions (Address trapped area) causes reset output or address trap interrupt (INTATRAP). INTATRAP is accepted even if non-maskable interrupt is in process. Contemporary process is broken and INTATRAP interrupt process starts, soon after it is requested.

Note: The operating mode under address trapped, whether to be reset output or interrupt processing, is selected on watchdog timer control register (WDTCR).

3.7 External Interrupts

The TMP86FS49AIFG has 5 external interrupt inputs. These inputs are equipped with digital noise reject circuits (Pulse inputs of less than a certain time are eliminated as noise).

Edge selection is also possible with INT1 to INT3. The INT0/P00 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.

Edge selection, noise reject control and INT0/P00 pin function selection are performed by the external interrupt control register (EINTCR).

Source	Pin	Enable Conditions	Release Edge	Digital Noise Reject
ΙΝΤΟ	ΙΝΤΟ	IMF • EF4 • INT0EN=1	Falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 7/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are consid- ered to be signals.
INT1	INT1	IMF • EF6 = 1	Falling edge or Rising edge	Pulses of less than 15/fc or 63/fc [s] are elimi- nated as noise. Pulses of 49/fc or 193/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.
INT2	INT2	IMF • EF8 = 1	Falling edge or Rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses of 25/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are consid- ered to be signals.
INT3	INT3	IMF • EF12 = 1	Falling edge or Rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses of 25/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are consid- ered to be signals.
INT5	ĪNT5	IMF • EF23 = 1	Falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 7/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are consid- ered to be signals.

Note 1: In NORMAL1/2 or IDLE1/2 mode, if a signal with no noise is input on an external interrupt pin, it takes a maximum of "signal establishment time + 6/fc[s]" from the input signal's edge to set the interrupt latch.

Note 2: When INT0EN = "0", IL4 is not set even if a falling edge is detected on the INT0 pin input.

Note 3: When a pin with more than one function is used as an output and a change occurs in data or input/output status, an interrupt request signal is generated in a pseudo manner. In this case, it is necessary to perform appropriate processing such as disabling the interrupt enable flag.

External Interrupt Control Register

EINTCR	7	6	5	4	3	2	1	0	
(0037H)	INT1NC	INT0EN	-	-	INT3ES	INT2ES	INT1ES		(Initial value: 00** 000*)

INT1NC	Noise reject time select	0: Pulses of less than 63/fc [s] are eliminated as noise 1: Pulses of less than 15/fc [s] are eliminated as noise	R/W
INTOEN	P00/INT0 pin configuration	0: P00 input/output port 1: INT0 pin (Port P00 should be set to an input mode)	R/W
INT3 ES	INT3 edge select	0: Rising edge 1: Falling edge	R/W
INT2 ES	INT2 edge select	0: Rising edge 1: Falling edge	R/W
INT1 ES	INT1 edge select	0: Rising edge 1: Falling edge	R/W

Note 1: fc: High-frequency clock [Hz], *: Don't care

Note 2: When the system clock frequency is switched between high and low or when the external interrupt control register (EINTCR) is overwritten, the noise canceller may not operate normally. It is recommended that external interrupts are disabled using the interrupt enable register (EIR).

Note 3: The maximum time from modifying INT1NC until a noise reject time is changed is 2^6 /fc.

4. Special Function Register (SFR)

The TMP86FS49AIFG adopts the memory mapped I/O system, and all peripheral control and data transfers are performed through the special function register (SFR) or the data buffer register (DBR). The SFR is mapped on address 0000H to 003FH, DBR is mapped on address 0F80H to 0FFFH.

This chapter shows the arrangement of the special function register (SFR) and data buffer register (DBR) for TMP86FS49AIFG.

4.1 SFR

Address	Read	Write				
0000H	PODR					
0001H	P1DR					
0002H	P2	DR				
0003H	P3	DR				
0004H	P4	DR				
0005H	P5	DR				
0006H	P6	DR				
0007H	P7	DR				
0008H	P0OI	JTCR				
0009H	P1	CR				
000AH	P40	JTCR				
000BH	P0PRD	-				
000CH	P2PRD	-				
000DH	P3PRD	-				
000EH	P4PRD	-				
000FH	P5PRD	-				
0010H	TC1I	DRAL				
0011H	TC1I	DRAH				
0012H	TC1I	DRBL				
0013H	TC1DRBH					
0014H	TTREG3					
0015H	TTR	EG4				
0016H	TTR	EG5				
0017H	TTR	EG6				
0018H	PWF	REG3				
0019H	PWF	REG4				
001AH	PWF	REG5				
001BH	PWF	REG6				
001CH	ADCCR1					
001DH	ADCCR2					
001EH	ADCDR2	-				
001FH	ADCDR1 -					
0020H	SIO1CR					
0021H	SIO1SR -					
0022H	SIO1RDB SIO1TDB					
0023H	TC2CR					
0024H	TC2DRL					
0025H	TC2	DRH				

Address	Read	Write				
0026H	TC1CR					
0027H	Т	C3CR				
0028H	Т	C4CR				
0029H	Т	C5CR				
002AH	Т	C6CR				
002BH	SIO2RDB	SIO2TDB				
002CH		EIRE				
002DH	Re	served				
002EH		ILE				
002FH	Re	served				
0030H	Re	served				
0031H	SI	O2CR				
0032H	SIO2SR	-				
0033H	Re	served				
0034H	-	WDTCR1				
0035H	-	WDTCR2				
0036H	Т	BTCR				
0037H	EI	NTCR				
0038H	SI	/SCR1				
0039H	SYSCR2					
003AH	EIRL					
003BH	EIRH					
003CH	ILL					
003DH	ILH					
003EH	Reserved					
003FH		PSW				

Note 1: Do not access reserved areas by the program.

Note 2: -; Cannot be accessed.

Note 3: Write-only registers and interrupt latches cannot use the read-modify-write instructions (Bit manipulation instructions such as SET, CLR, etc. and logical operation instructions such as AND, OR, etc.).

TOSHIBA

4.2 DBR

Address	Read	Write				
0F80H	Rese	rved				
0F81H	Reserved					
0F82H	Reserved					
0F83H	Rese	rved				
0F84H	Rese	rved				
0F85H	Rese	rved				
0F86H	Rese	rved				
0F87H	Rese	rved				
0F88H	Rese	rved				
0F89H	Rese	rved				
0F8AH	Rese	rved				
0F8BH	Rese	rved				
0F8CH	Rese	rved				
0F8DH	Rese	rved				
0F8EH	Rese	rved				
0F8FH	Rese	rved				
0F90H	SBISRA	SBICRA				
0F91H	SBIE	DBR				
0F92H	-	I2CAR				
0F93H	SBISRB	SBICRB				
0F94H	Rese	rved				
0F95H	UART1SR	UART1CR1				
0F96H	-	UART1CR2				
0F97H	RD1BUF	TD1BUF				
0F98H	UART2SR	UART2CR1				
0F99H	-	UART2CR2				
0F9AH	RD2BUF	TD2BUF				
0F9BH	P6C	R1				
0F9CH	P6C	R2				
0F9DH	P7C	R1				
0F9EH	P7CR2					
0F9FH	-	STOPCR				
Address	Read Write					
0FA0H	Reserved					
::	::					
0FBFH	Rese	rved				
		14/14				

Address	Read	Write		
0FC0H	Rese	Reserved		
::	::			
0FDFH	Rese	erved		

Address	Read Write			
0FE0H	Rese	erved		
0FE1H	Rese	erved		
0FE2H	Rese	erved		
0FE3H	Rese	erved		
0FE4H	Rese	erved		
0FE5H	Rese	erved		
0FE6H	Rese	erved		
0FE7H	Rese	erved		
0FE8H	Rese	erved		
0FE9H	Rese	erved		
OFEAH	Rese	erved		
OFEBH	Rese	erved		
OFECH	Reserved			
0FEDH	Reserved			
OFEEH	Reserved			
OFEFH	Reserved			
OFFOH	Reserved			
0FF1H	Reserved			
0FF2H	Rese	erved		
0FF3H	Rese	erved		
0FF4H	Rese	erved		
0FF5H	Rese	erved		
0FF6H	Rese	erved		
0FF7H	Rese	erved		
0FF8H	Rese	erved		
0FF9H	Reserved			
OFFAH	Reserved			
0FFBH	Reserved			
0FFCH	Reserved			
0FFDH	Reserved			
OFFEH	Rese	erved		
OFFFH	FLS	SCR		

Note 1: Do not access reserved areas by the program.

Note 2: -; Cannot be accessed.

Note 3: Write-only registers and interrupt latches cannot use the read-modify-write instructions (Bit manipulation instructions such as SET, CLR, etc. and logical operation instructions such as AND, OR, etc.).

5. I/O Ports


	Primary Function	Secondary Functions
Port P0	8-bit I/O port	External interrupt, Serial PROM mode cotrol input, serial interface input/output, UART input/output.
Port P1	8-bit I/O port	External interrupt, timer counter input/output, divider output.
Port P2	3-bit I/O port	Low-frequency resonator connections, external interrupt input, STOP mode release signal input.
Port P3	8-bit I/O port	
Port P4	8-bit I/O port	Serial interface input/output and UART input/output.
Port P5	5-bit I/O port	Serial bus interface input/output.
Port P6	8-bit I/O port	Analog input and key-on wakeup input.
Port P7	8-bit I/O port	Analog input.

The TMP86FS49AIFG has 8 parallel input/output ports (56 pins) as follows.

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should be externally held until the input data is read from outside or reading should be performed several timer before processing. Figure 5-1 shows input/output timing examples.

External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing cannot be recognized from outside, so that transient input such as chattering must be processed by the program.

Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.



Note: The positions of the read and write cycles may vary, depending on the instruction.

Figure 5-1 Input/Output Timing (Example)

5.1 Port P0 (P07 to P00)

Port P0 is an 8-bit input/output port.

Port P0 is also used as an external interrupt input, Serial PROM mode control input, a serial interface input/output and an UART input/output.

When used as an input port, an external interrupt input, a serial interface input/output and an UART input/output, the corresponding output latch (P0DR) should be set to "1".

During reset, the P0DR is initialized to "1", and the P0OUTCR is initialized to "0".

It can be selected whether output circuit of P0 port is a C-MOS output or a sink open drain individually, by setting P0OUTCR. When a corresponding bit of P0OUTCR is "0". the output circuit is selected to a sink open drain and when a corresponding bit of P0OUTCR is "1", the output circuit is selected to a C-MOS output.


When used as an input port, an external interrupt input, a serial interface input and an UART input, the corresponding output control (POOUTCR) should be set to "0" after PODR is set to "1".

P0 port output latch (P0DR) and P0 port terminal input (P0PRD) are located on their respective address.

When read the output latch data, the P0DR should be read. When read the terminal input data, the P0PRD register should be read.

Table 5-1 Register Programming for Multi-function Ports (P07 to P00)


Function	Programmed Value			
Function	P0DR	P0OUTCR		
Port input, external input, serial interface input or UART input, Serial PROM mode cotrol input	"1"	"0"		
Port "0" output	"0"	Programming		
Port "1" output, serial interface output or UART output	"1"	for each applica- tions		



Note: i = 7 to 0

Figure 5-2 Port 0 and P0OUTCR

TOSHIBA



Read only

5.2 Port P1 (P17 to P10)

Port P1 is an 8-bit input/output port which can be configured as an input or output in one-bit unit.

Port P1 is also used as a timer/counter input/output, an external interrupt input and a divider output.

Input/output mode is specified by the P1 control register (P1CR).

During reset, the P1CR is initialized to "0" and port P1 becomes an input mode. And the P1DR is initialized to "0".

When used as an input port, a timer/counter input and an external interrupt input, the corresponding bit of P1CR should be set to "0".

When used as an output port, the corresponding bit of P1CR should be set to "1".


When used as a timer/counter output and a divider output, P1DR is set to "1" beforehand and the corresponding bit of P1CR should be set to "1".

When P1CR is "1", the content of the corresponding output latch is read by reading P1DR.

Function	Programmed Value		
Function	P1DR	P1CR	
Port input, timer/counter input or external interrupt input	*	"0"	
Port "0" output	"0"	"1"	
Port "1" output, a timer output or a divider output	"1"	"1"	

Table 5-2 Register Programming for Multi-function Ports

Note: Asterisk (*) indicates "1" or "0" either of which can be selected.





Note: The port set to an input mode reads the terminal input data. Therefore, when the input and output modes are used together, the content of the output latch which is specified as input mode might be changed by executing a bit Manipulation instruction.

TOSHIBA

	7	6	5	4	3	2	1	0	
P1DR (0001H) R/W	P17 TC6 PWM6 PDO6 PPG6	P16 TC5 PWM5 PDO5	P15 TC2 INT3	P14 TC4 PWM4 PD04 PPG4	P13 TC3 PWM3 PDO3	P12 PPG	P11 DVO	P10 TC1	(Initial value: 0000 0000)
P1CR (0009H)	7	6	5	4	3	2	1	0	(Initial value: 0000 0000)
	P1CR	I/O co	ontrol for po	rt P1 (Spec	ified for eac	h bit)		0: Input mode 1: Output mod	R/W

5.3 Port P2 (P22 to P20)

Port P2 is a 3-bit input/output port.

It is also used as an external interrupt, a STOP mode release signal input, and low-frequency crystal oscillator connection pins. When used as an input port or a secondary function pins, respective output latch (P2DR) should be set to "1".

During reset, the P2DR is initialized to "1".

A low-frequency crystal oscillator (32.768 kHz) is connected to pins P21 (XTIN) and P22 (XTOUT) in the dualclock mode. In the single-clock mode, pins P21 and P22 can be used as normal input/output ports.

It is recommended that pin P20 should be used as an external interrupt input, a STOP mode release signal input, or an input port. If it is used as an output port, the interrupt latch is set on the falling edge of the output pulse.

P2 port output latch (P2DR) and P2 port terminal input (P2PRD) are located on their respective address.

When read the output latch data, the P2DR should be read and when read the terminal input data, the P2PRD register should be read. If a read instruction is executed for port P2, read data of bits 7 to 3 are unstable.





Figure 5-4 Port 2



Note: Port P20 is used as STOP pin. Therefore, when stop mode is started, OUTEN does not affect to P20, and P20 becomes high-Z mode.

5.4 Port P3 (P37 to P30) (Large Current Port)


Port P3 is an 8-bit input/output port.

When used as an input port, the corresponding output latch (P3DR) should be set to "1".

During reset, the P3DR is initialized to "1".

P3 port output latch (P3DR) and P3 port terminal input (P3PRD) are located on their respective address.

When read the output latch data, the P3DR should be read. When read the terminal input data, the P3PRD register should be read.



5.5 Port P4 (P47 to P40)

Port P4 is an 8-bit input/output port.

Port P4 is also used as a serial interface input/output and an UART input/output.

When used as an input port, a serial interface input/output and an UART input/output, the corresponding output latch (P4DR) should be set to "1".

During reset, the P4DR is initialized to "1", and the P4OUTCR is initialized to "0".

It can be selected whether output circuit of P4 port is a C-MOS output or a sink open drain individually, by setting P4OUTCR. When a corresponding bit of P4OUTCR is "0". the output circuit is selected to a sink open drain and when a corresponding bit of P4OUTCR is "1", the output circuit is selected to a C-MOS output.


When used as an input port, a serial interface input and an UART input, the corresponding output control (P4OUTCR) should be set to "0" after P4DR is set to "1".

P4 port output latch (P4DR) and P4 port terminal input (P4PRD) are located on their respective address.

When read the output latch data, the P4DR should be read. When read the terminal input data, the P4PRD register should be read.

Function	Programmed Value			
Function	P4DR	P4OUTCR		
Port input UART input or serial interface input	"1"	"0"		
Port "0" output	"0"	Programming		
Port "1" output UART output or serial interface output	"1"	for each applica- tions		

Table 5-3 Register Programming for Multi-function Ports (P47 to P40)



Note: i = 7 to 0

Figure 5-6 Port 4

P4DR	7	6	5	4	3	2	1	0		
(0004H) R/W	P47	P46 SCK2	P45 SO2	P44 SI2	P43	P42 TXD2	P41 RXD2	P40	(Initial value: 1111 1111)	
P4OUTCR (000AH)									(Initial value: 0000 0000)	
	P4OUTC	R Port F	P4 output ci	rcuit control	(Set for eac	ch bit individ	dually)		open-drain output OS output	R/W
P4PRD (000EH)	P47	P46	P45	P44	P43	P42	P41	P40]	

Read only

5.6 Port P5 (P54 to P50) (Large Current Port)

Port P5 is an 5-bit input/output port.

Port P5 is also used as an I²C Bus input/output.


When used as an input port and I²C Bus input/output, the corresponding output latch (P5DR) should be set to "1".

During reset, the P5DR is initialized to "1".

P5 port output latch (P5DR) and P5 port terminal input (P5PRD) are located on their respective address.

When read the output latch data, the P5DR should be read. When read the terminal input data, the P5PRD register should be read.

If a read instruction is executed for port P5, read data of bit 7 to 5 are unstable.



5.7 Port P6 (P67 to P60)

Port P6 is an 8-bit input/output port which can be configured as an input or output in one-bit unit.

Port P6 is also used as an analog input and key-on wakeup input.

Input/output mode is specified by the P6 control register (P6CR1) and P6 input control register (P6CR2).

During reset, the P6CR1 is initialized to "0" the P6CR2 is initialized to "1" and port P6 becomes an input mode. And the P6DR is initialized to "0".

When used as an output port, the corresponding bit of P6CR1 should be set to "1".

When used as an input port, the corresponding bit of P6CR1 should be set to "0" and then, the corresponding bit of P6CR2 should be set to "1".

When used as a key-on wakeup input, the corresponding bit of P6CR1 should be set to "0" and then, the corresponding bit of STOPkEN should be set to "1".

When used as an analog input, the corresponding bit of P6CR1 should be set to "0" and then, the corresponding bit of P6CR2 should be set to "0".

When P6CR1 is "1", the content of the corresponding output latch is read by reading P6DR.


Table 5-4 Register Programming for Multi-function Ports

Function	Programmed Value					
Function	P6DR	P6CR1	P6CR2	STOPKEN		
Port input	*	"0"	"1"	*		
Key-on wakeup input	*	"0"	*	"1"		
Analog input	*	"0"	"0"	*		
Port "0" output	"0"	"1"	*	*		
Port "1" output	"1"	"1"	*	*		

Note: Asterisk (*) indicates "1" or "0" either of which can be selected.

Table 5-5	Values Read from	P6DR and	Register	Programming

Conc	litions	Values Read from P6DR		
P6CR1 P6CR2		values Reau IIUIII FODR		
"0"	"0"	"0"		
"0"	"1"	Terminal input data		
"1"	"0"			
I.	"1"	Output latch contents		





Note 1: i = 3 to 0, j = 7 to 4, k = 3 to 0

Note 2: STOP is bit7 in SYSCR1.

Note 3: SAIN is AD input select signal.

Note 4: STOPkEN is input select signal in a key-on wakeup.





Note 1: The port placed in input mode reads the pin input state. Therefore, when the input and output modes are used together, the output latch contents for the port in input mode might be changed by executing a bit manipulation instruction.

Note 2: When used as an analog inport, be sure to clear the corresponding bit of P6CR2 to disable the port input.

Note 3: Do not set the output mode (P6CR1 = "1") for the pin used as an analog input pin.

Note 4: Pins not used for analog input can be used as I/O ports. During AD conversion, output instructions should not be executed to keep a precision. In addition, a variable signal should not be input to a port adjacent to the analog input during AD conversion.

5.8 Port P7 (P77 to P70)

Port P7 is an 8-bit input/output port which can be configured as an input or output in one-bit unit.

Port P7 is also used as an analog input.

Input/output mode is specified by the P7 control register (P7CR1) and P7 input control register (P7CR2).

During reset, the P7CR1 is initialized to "0" the P7CR2 is initialized to "1" and port P7 becomes an input mode. And the P7DR is initialized to "0".

When used as an output port, the corresponding bit of P7CR1 should be set to "1".

When used as an input port, the corresponding bit of P7CR1 should be set to "0" and then, the corresponding bit of P7CR2 should be set to "1".

When used as an analog input, the corresponding bit of P7CR1 should be set to "0" and then, the corresponding bit of P7CR2 should be set to "0".


When P7CR1 is "1", the content of the corresponding output latch is read by reading P7DR.

Function	Programmed Value			
Function	P7DR	P7CR1	P7CR2	
Port input external interrupt input or key-on wakeup input	*	"0"	"1"	
Analog input	*	"0"	"0"	
Port "0" output	"0"	"1"	*	
Port "1" output	"1"	"1"	*	

Table 5-6 Register Programming for Multi-function Ports

Note: Asterisk (*) indicates "1" or "0" either of which can be selected.


Conc	ditions	Values Read from P7DR			
P7CR1	P7CR2				
"0"	"0"	"0"			
"0"	"1"	Terminal input data			
"1"	"0"				
	"1"	Output latch contents			



Note 1: i = 7 to 0 Note 2: STOP is bit7 in SYSCR1.

Note 3: SAIN is AD input select signal.





Note 1: The port placed in input mode reads the pin input state. Therefore, when the input and output modes are used together, the output latch contents for the port in input mode might be changed by executing a bit manipulation instruction.

Note 2: When used as an analog inport, be sure to clear the corresponding bit of P7CR2 to disable the port input.

Note 3: Do not set the output mode (P7CR1 = "1") for the pin used as an analog input pin.

Note 4: Pins not used for analog input can be used as I/O ports. During AD conversion, output instructions should not be executed to keep a precision. In addition, a variable signal should not be input to a port adjacent to the analog input during AD conversion.

6. Watchdog Timer (WDT)

The watchdog timer is a fail-safe system to detect rapidly the CPU malfunctions such as endless loops due to spurious noises or the deadlock conditions, and return the CPU to a system recovery routine.

The watchdog timer signal for detecting malfunctions can be programmed only once as "reset request" or "interrupt request". Upon the reset release, this signal is initialized to "reset request".

When the watchdog timer is not used to detect malfunctions, it can be used as the timer to provide a periodic interrupt.

Note: Care must be taken in system design since the watchdog timer functions are not be operated completely due to effect of disturbing noise.

6.1 Watchdog Timer Configuration




Figure 6-1 Watchdog Timer Configuration

6.2 Watchdog Timer Control

The watchdog timer is controlled by the watchdog timer control registers (WDTCR1 and WDTCR2). The watchdog timer is automatically enabled after the reset release.

6.2.1 Malfunction Detection Methods Using the Watchdog Timer

The CPU malfunction is detected, as shown below.

- 1. Set the detection time, select the output, and clear the binary counter.
- 2. Clear the binary counter repeatedly within the specified detection time.

If the CPU malfunctions such as endless loops or the deadlock conditions occur for some reason, the watchdog timer output is activated by the binary-counter overflow unless the binary counters are cleared. When WDTCR1<WDTOUT> is set to "1" at this time, the reset request is generated and then internal hardware is initialized. When WDTCR1<WDTOUT> is set to "0", a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in the STOP mode including the warm-up or IDLE/SLEEP mode, and automatically restarts (continues counting) when the STOP/IDLE/SLEEP mode is inactivated.

Note: The watchdog timer consists of an internal divider and a two-stage binary counter. When the clear code 4EH is written, only the binary counter is cleared, but not the internal divider. The minimum binary-counter overflow time, that depends on the timing at which the clear code (4EH) is written to the WDTCR2 register, may be 3/ 4 of the time set in WDTCR1<WDTT>. Therefore, write the clear code using a cycle shorter than 3/4 of the time set to WDTCR1<WDTT>.

Example :Setting the watchdog timer detection time to 2²¹/fc [s], and resetting the CPU malfunction detection

	LD	(WDTCR2), 4EH	: Clears the binary counters.
	LD	(WDTCR1), 00001101B	: WDTT \leftarrow 10, WDTOUT \leftarrow 1
	LD	(WDTCR2), 4EH	: Clears the binary counters (always clears immediately before and after changing WDTT).
Within 3/4 of WDT	:		
detection time	:		
	– LD	(WDTCR2), 4EH	: Clears the binary counters.
Within 3/4 of WDT	:		
detection time	:		
	LD	(WDTCR2), 4EH	: Clears the binary counters.

Write

only

DSHIBA

Watchdog Timer Control Register 1

WDTCR1	7	6	5	4	3		2	1	0		
(0034H)			(ATAS)	(ATOUT)	WDT	ΈN	W	DTT	WDTOUT	(Initial value: **11	1001)
	WDTEN	Watchdog	g timer enable	e/disable	0: Disa 1: Enat	•	/riting the dis	sable code	to WDTCR2 is	required.)	Write only
				I. LIId.		NOR	MAL1/2 m	ode	SLOW1/2	Unity	
	WDTT	Watchdog timer detection time [s]			I	DV7CK = 0	0	0V7CK = 1	mode		
				00		2 ²⁵ /fc		2 ¹⁷ /fs	2 ¹⁷ /fs	Write	
				01		2 ²³ /fc		2 ¹⁵ /fs	2 ¹⁵ fs	only	
				10		2 ²¹ fc		2 ¹³ /fs	2 ¹³ fs		
					11		2 ¹⁹ /fc		2 ¹¹ /fs	2 ¹¹ /fs	
	WDTOUT Watchdog timer output select			0: Inter 1: Rese	•	•				Write only	

Note 1: After clearing WDTOUT to "0", the program cannot set it to "1".


Note 2: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *: Don't care

Note 3: WDTCR1 is a write-only register and must not be used with any of read-modify-write instructions. If WDTCR1 is read, a don't care is read.

Note 4: To activate the STOP mode, disable the watchdog timer or clear the counter immediately before entering the STOP mode. After clearing the counter, clear the counter again immediately after the STOP mode is inactivated.

Note 5: To clear WDTEN, set the register in accordance with the procedures shown in "1.2.3 Watchdog Timer Disable".

Watchdog Timer Control Register 2



Note 1: The disable code is valid only when WDTCR1<WDTEN> = 0.

Note 2: *: Don't care

Note 3: The binary counter of the watchdog timer must not be cleared by the interrupt task.

Note 4: Write the clear code 4EH using a cycle shorter than 3/4 of the time set in WDTCR1<WDTT>.

6.2.2 Watchdog Timer Enable

Setting WDTCR1<WDTEN> to "1" enables the watchdog timer. Since WDTCR1<WDTEN> is initialized to "1" during reset, the watchdog timer is enabled automatically after the reset release.

6.2.3 Watchdog Timer Disable

To disable the watchdog timer, set the register in accordance with the following procedures. Setting the register in other procedures causes a malfunction of the microcontroller.

- 1. Set the interrupt master flag (IMF) to "0".
- 2. Set WDTCR2 to the clear code (4EH).
- 3. Set WDTCR1<WDTEN> to "0".
- 4. Set WDTCR2 to the disable code (B1H).

Note: While the watchdog timer is disabled, the binary counters of the watchdog timer are cleared.

Example :Disabling the watchdog timer

DI		: IMF ← 0
LD	(WDTCR2), 04EH	: Clears the binary coutner
LDW	(WDTCR1), 0B101H	: WDTEN \leftarrow 0, WDTCR2 \leftarrow Disable code

Table 6-1	Watchdog Ti	imer Detection	Time (Exam	ple: fc = 16.	.0 MHz, fs =	32.768 kHz)

	Watchdog Timer Detection Time[s]					
WDTT	NORMAL	SLOW				
	DV7CK = 0	DV7CK = 1	mode			
00	2.097	4	4			
01	524.288 m	1	1			
10	131.072 m	250 m	250 m			
11	32.768 m	62.5 m	62.5 m			

6.2.4 Watchdog Timer Interrupt (INTWDT)

When WDTCR1<WDTOUT> is cleared to "0", a watchdog timer interrupt request (INTWDT) is generated by the binary-counter overflow.

A watchdog timer interrupt is the non-maskable interrupt which can be accepted regardless of the interrupt master flag (IMF).

When a watchdog timer interrupt is generated while the other interrupt including a watchdog timer interrupt is already accepted, the new watchdog timer interrupt is processed immediately and the previous interrupt is held pending. Therefore, if watchdog timer interrupts are generated continuously without execution of the RETN instruction, too many levels of nesting may cause a malfunction of the microcontroller.

To generate a watchdog timer interrupt, set the stack pointer before setting WDTCR1<WDTOUT>.

Example :Setting watchdog timer interrupt

LD	SP, 083FH	: Sets the stack pointer
LD	(WDTCR1), 00001000B	: WDTOUT ← 0

6.2.5 Watchdog Timer Reset

When a binary-counter overflow occurs while WDTCR1<WDTOUT> is set to "1", a watchdog timer reset request is generated. When a watchdog timer reset request is generated, the internal hardware is reset. The reset time is maximum 24/fc [s] (1.5 µs @ fc = 16.0 MHz).

Note: When a watchdog timer reset is generated in the SLOW1 mode, the reset time is maximum 24/fc (high-frequency clock) since the high-frequency clock oscillator is restarted. However, when crystals have inaccuracies upon start of the high-frequency clock oscillator, the reset time should be considered as an approximate value because it has slight errors.






Figure 6-2 Watchdog Timer Interrupt

6.3 Address Trap

The Watchdog Timer Control Register 1 and 2 share the addresses with the control registers to generate address traps.

Watchdog Timer Control Register 1





6.3.1 Selection of Address Trap in Internal RAM (ATAS)

WDTCR1<ATAS> specifies whether or not to generate address traps in the internal RAM area. To execute an instruction in the internal RAM area, clear WDTCR1<ATAS> to "0". To enable the WDTCR1<ATAS> setting, set WDTCR1<ATAS> and then write D2H to WDTCR2.

Executing an instruction in the SFR or DBR area generates an address trap unconditionally regardless of the setting in WDTCR1<ATAS>.

6.3.2 Selection of Operation at Address Trap (ATOUT)

When an address trap is generated, either the interrupt request or the reset request can be selected by WDTCR1<ATOUT>.

6.3.3 Address Trap Interrupt (INTATRAP)

While WDTCR1<ATOUT> is "0", if the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM (while WDTCR1<ATAS> is "1"), DBR or the SFR area, address trap interrupt (INTATRAP) will be generated.

An address trap interrupt is a non-maskable interrupt which can be accepted regardless of the interrupt master flag (IMF).

When an address trap interrupt is generated while the other interrupt including a watchdog timer interrupt is already accepted, the new address trap is processed immediately and the previous interrupt is held pending. Therefore, if address trap interrupts are generated continuously without execution of the RETN instruction, too many levels of nesting may cause a malfunction of the microcontroller.

To generate address trap interrupts, set the stack pointer beforehand.

6.3.4 Address Trap Reset

While WDTCR1<ATOUT> is "1", if the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM (while WDTCR1<ATAS> is "1"), DBR or the SFR area, address trap reset will be generated.

When an address trap reset request is generated, the internal hardware is reset. The reset time is maximum 24/fc [s] (1.5 µs @ fc = 16.0 MHz).


Note: When an address trap reset is generated in the SLOW1 mode, the reset time is maximum 24/fc (high-frequency clock) since the high-frequency clock oscillator is restarted. However, when crystals have inaccuracies upon start of the high-frequency clock oscillator, the reset time should be considered as an approximate value because it has slight errors.


7. Time Base Timer (TBT)

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT).

7.1 Time Base Timer

7.1.1 Configuration






7.1.2 Control

Time Base Timer is controled by Time Base Timer control register (TBTCR).

Time Base Timer Control Register



TBTEN	Time Base Timer enable / disable	0: Disab 1: Enabl				
			NORMAL1/2,	IDLE1/2 Mode	SLOW1/2	
			DV7CK = 0	DV7CK = 1	SLEEP1/2 Mode	
		000	fc/2 ²³	fs/2 ¹⁵	fs/2 ¹⁵	
		001	fc/2 ²¹	fs/2 ¹³	fs/2 ¹³	
твтск	Time Base Timer interrupt	010	fc/2 ¹⁶	fs/2 ⁸	-	R/W
IDION	Frequency select : [Hz]	011	fc/2 ¹⁴	fs/2 ⁶	-	10/00
		100	fc/2 ¹³	fs/2 ⁵	-	
		101	fc/2 ¹²	fs/2 ⁴	-	
		110	fc/2 ¹¹	fs/2 ³	_	
		111	fc/2 ⁹	fs/2	-	

Note 1: fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz], *; Don't care

Note 2: The interrupt frequency (TBTCK) must be selected with the time base timer disabled (TBTEN="0"). (The interrupt frequency must not be changed with the disable from the enable state.) Both frequency selection and enabling can be performed simultaneously.

Example :Set the time base timer frequency to $fc/2^{16}$ [Hz] and enable an INTTBT interrupt.

LD	(TBTCR), 00000010B	; TBTCK \leftarrow 010
LD	(TBTCR), 00001010B	; TBTEN \leftarrow 1
DI		; IMF \leftarrow 0
SET	(EIRL) . 7	

Table 7-1	Time Base Tin	ner Interrupt Frequency	(Example : fc =	16.0 MHz, fs = 32.768 kHz)
-----------	---------------	-------------------------	-----------------	-----------------------------

ТВТСК	Time Base Timer Interrupt Frequency [Hz]					
IBICK	NORMAL1/2, IDLE1/2 Mode	NORMAL1/2, IDLE1/2 Mode	SLOW1/2, SLEEP1/2 Mode			
	DV7CK = 0	DV7CK = 1				
000	1.91	1	1			
001	7.63	4	4			
010	244.14	128	-			
011	976.56	512	-			
100	1953.13	1024	-			
101	3906.25	2048	-			
110	7812.5	4096	-			
111	31250	16384	_			

7.1.3 Function

An INTTBT (Time Base Timer Interrupt) is generated on the first falling edge of source clock (The divider output of the timing generato which is selected by TBTCK.) after time base timer has been enabled.

The divider is not cleared by the program; therefore, only the first interrupt may be generated ahead of the set interrupt period (Figure 7-2).





Figure 7-2 Time Base Timer Interrupt

7.2 Divider Output (DVO)

Approximately 50% duty pulse can be output using the divider output circuit, which is useful for piezoelectric buzzer drive. Divider output is from $\overline{\text{DVO}}$ pin.

7.2.1 Configuration






7.2.2 Control

The Divider Output is controlled by the Time Base Timer Control Register.

Time Base Timer Control Register



DVOEN	Divider output enable / disable	0: Disat 1: Enab				R/W
			NORMAL1/2,	IDLE1/2 Mode	SLOW1/2	
			DV7CK = 0	DV7CK = 1	SLEEP1/2 Mode	
DVOCK	Divider Output (DVO)	00	fc/2 ¹³	fs/2 ⁵	fs/2 ⁵	R/W
DVOOR	frequency selection: [Hz]	01	fc/2 ¹²	fs/2 ⁴	fs/2 ⁴	10,00
		10	fc/2 ¹¹	fs/2 ³	fs/2 ³	
		11	fc/2 ¹⁰	fs/2 ²	fs/2 ²	1

Note: Selection of divider output frequency (DVOCK) must be made while divider output is disabled (DVOEN="0"). Also, in other words, when changing the state of the divider output frequency from enabled (DVOEN="1") to disable(DVOEN="0"), do not change the setting of the divider output frequency.

Example :1.95 kHz pulse output (fc = 16.0 MHz)

LD	(TBTCR), 00000000B	; DVOCK \leftarrow "00"
LD	(TBTCR), 1000000B	; DVOEN \leftarrow "1"

	Divider Output Frequency [Hz]					
DVOCK	NORMAL1/2,	SLOW1/2, SLEEP1/2				
	DV7CK = 0	DV7CK = 1	Mode			
00	1.953 k	1.024 k	1.024 k			
01	3.906 k	2.048 k	2.048 k			
10	7.813 k	4.096 k	4.096 k			
11	15.625 k	8.192 k	8.192 k			

Table 7-2 Divider Output Frequency (Example : fc = 16.0 MHz, fs = 32.768 kHz)

8. 16-Bit TimerCounter 1 (TC1)

8.1 Configuration





Figure 8-1 TimerCounter 1 (TC1)

8.2 TimerCounter Control

The TimerCounter 1 is controlled by the TimerCounter 1 control register (TC1CR) and two 16-bit timer registers (TC1DRA and TC1DRB).

Timer Register



TimerCounter 1 Control Register

	7	6	5	4	3	2	1	0	
TC1CR (0026H)	TFF1	ACAP1 MCAP1 METT1 MPPG1	тс	:1S	тс	1CK	Ţ	C1M	Read/Write (Initial value: 0000 0000)

TFF1	Timer F/F1 control	0: Clear			1: Set					R/W
ACAP1	Auto capture control	0:Aut	o-capture disable		1:Auto-capture enable					
MCAP1	Pulse width measure- ment mode control	0:Dou	uble edge capture		1:Single	edge cap	ture			
METT1	External trigger timer mode control	0:Trig	iger start		1:Trigge	er start and	l stop			R/W
MPPG1	PPG output control	0:Cor	ntinuous pulse generation		1:One-s	hot				
				Timer	Extrig- ger	Event	Win- dow	Pulse	PPG	
		00: S	top and counter clear	0	0	0	0	0	0	
		01: C	ommand start	0	-	-	-	-	0	
TC1S TC1 start control	10: Rising edge start (Ex-trigger/Pulse/PPG) Rising edge count (Event) Positive logic count (Window)		-	0	0	0	0	0	R/W	
			11: Falling edge start (Ex-trigger/Pulse/PPG) Falling edge count (Event) Negative logic count (Window)		ο	Ο	0	ο	ο	
			NORMAL1/2,	IDLE1/2 I	node				SLOW,	
			DV7CK = 0		DV70	CK = 1		Divider	SLEEP mode	
TC1CK	TC1 source clock select	00	00 fc/2 ¹¹		fs/2 ³			DV9	fs/2 ³	R/W
Toron	[Hz]		fc/2 ⁷	fc/2 ⁷			DV5	-	1011	
		10 fc/2 ³			fc	/2 ³		DV1	_	
		11 External clock (TC1 pin input)			1					
TC1M	TC1 operating mode select	01: W 10: P	00: Timer/external trigger timer/event counter mode 01: Window mode 10: Pulse width measurement mode 11: PPG (Programmable pulse generate) output mode							R/W

Note 1: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz]

Note 2: The timer register consists of two shift registers. A value set in the timer register becomes valid at the rising edge of the first source clock pulse that occurs after the upper byte (TC1DRAH and TC1DRBH) is written. Therefore, write the lower byte and the upper byte in this order (it is recommended to write the register with a 16-bit access instruction). Writing only the lower byte (TC1DRAL and TC1DRBL) does not enable the setting of the timer register.

Note 3: To set the mode, source clock, PPG output control and timer F/F control, write to TC1CR1 during TC1S=00. Set the timer F/F1 control until the first timer start after setting the PPG mode.

Note 4: Auto-capture can be used only in the timer, event counter, and window modes.

Note 5: To set the timer registers, the following relationship must be satisfied.

- TC1DRA > TC1DRB > 1 (PPG output mode), TC1DRA > 1 (other modes)
- Note 6: Set TFF1 to "0" in the mode except PPG output mode.
- Note 7: Set TC1DRB after setting TC1M to the PPG output mode.
- Note 8: When the STOP mode is entered, the start control (TC1S) is cleared to "00" automatically, and the timer stops. After the STOP mode is exited, set the TC1S to use the timer counter again.
- Note 9: Use the auto-capture function in the operative condition of TC1. A captured value may not be fixed if it's read after the execution of the timer stop or auto-capture disable. Read the capture value in a capture enabled condition.
- Note 10:Since the up-counter value is captured into TC1DRB by the source clock of up-counter after setting TC1CR<ACAP1> to "1". Therefore, to read the captured value, wait at least one cycle of the internal source clock before reading TC1DRB for the first time.

8.3 Function

TimerCounter 1 has six types of operating modes: timer, external trigger timer, event counter, window, pulse width measurement, programmable pulse generator output modes.

8.3.1 Timer mode

In the timer mode, the up-counter counts up using the internal clock. When a match between the up-counter and the timer register 1A (TC1DRA) value is detected, an INTTC1 interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting. Setting TC1CR<ACAP1> to "1" captures the up-counter value into the timer register 1B (TC1DRB) with the auto-capture function. Use the auto-capture function in the operative condition of TC1. A captured value may not be fixed if it's read after the execution of the timer stop or auto-capture disable. Read the capture value in a capture enabled condition. Since the up-counter value is captured into TC1DRB by the source clock of up-counter after setting TC1CR<ACAP1> to "1". Therefore, to read the captured value, wait at least one cycle of the internal source clock before reading TC1DRB for the first time.

TC1CK		SLOW SLEED mode				
TOTOK	DV7CK = 0		DV7C	SLOW, SLEEP mode		
	Resolution Maximum Time Setting [µs] [s]		Resolution [μs]	5		Maximum Time Set- ting [s]
00	128	8.39	244.14	16.0	244.14	16.0
01	8.0	0.524	8.0	0.524	-	-
10	0.5	32.77 m	0.5	32.77 m	-	-

Table 8-1	Internal Source Clock for	TimerCounter 1 (Example: f	fc = 16 MHz, fs = 32.768 kHz)
-----------	---------------------------	----------------------------	-------------------------------

Example 1 :Setting the timer mode with source clock $fc/2^{11}$ [Hz] and generating an interrupt 1 second later (fc = 16 MHz, TBTCR<DV7CK> = "0")

	LDW	(TC1DRA), 1E84H	; Sets the timer register (1 s \div $2^{11}/\text{fc}$ = 1E84H)
	DI		; IMF= "0"
EI	SET	(EIRL). 5	; Enables INTTC1
	EI		; IMF= "1"
	LD	(TC1CR), 0000000B	; Selects the source clock and mode
	LD	(TC1CR), 00010000B	; Starts TC1
Example 2 :Aut	o-capture		
	LD	(TC1CR), 01010000B	; ACAP1 ← 1
	:	:	
	LD	WA, (TC1DRB)	; Reads the capture value

Note: Since the up-counter value is captured into TC1DRB by the source clock of up-counter after setting TC1CR<ACAP1> to "1". Therefore, to read the captured value, wait at least one cycle of the internal source clock before reading TC1DRB for the first time.




Figure 8-2 Timer Mode Timing Chart

8.3.2 External Trigger Timer Mode

In the external trigger timer mode, the up-counter starts counting by the input pulse triggering of the TC1 pin, and counts up at the edge of the internal clock. For the trigger edge used to start counting, either the rising or falling edge is defined in TC1CR<TC1S>.

• When TC1CR<METT1> is set to "1" (trigger start and stop)

When a match between the up-counter and the TC1DRA value is detected after the timer starts, the up-counter is cleared and halted and an INTTC1 interrupt request is generated.

If the edge opposite to trigger edge is detected before detecting a match between the up-counter and the TC1DRA, the up-counter is cleared and halted without generating an interrupt request. Therefore, this mode can be used to detect exceeding the specified pulse by interrupt.

After being halted, the up-counter restarts counting when the trigger edge is detected.

• When TC1CR<METT1> is set to "0" (trigger start)

When a match between the up-counter and the TC1DRA value is detected after the timer starts, the up-counter is cleared and halted and an INTTC1 interrupt request is generated.

The edge opposite to the trigger edge has no effect in count up. The trigger edge for the next counting is ignored if detecting it before detecting a match between the up-counter and the TC1DRA.


Since the TC1 pin input has the noise rejection, pulses of 4/fc [s] or less are rejected as noise. A pulse width of 12/fc [s] or more is required to ensure edge detection. The rejection circuit is turned off in the SLOW1/2 or SLEEP1/2 mode, but a pulse width of one machine cycle or more is required.


Example 1 :Generating an interrupt 1 ms after the rising edge of the input pulse to the TC1 pin (fc =16 MHz)

LDW	(TC1DRA), 007DH	; 1ms $\div 2^7$ /fc = 7DH
DI		; IMF= "0"
SET	(EIRL). 5	; Enables INTTC1 interrupt
EI		; IMF= "1"
LD	(TC1CR), 00000100B	; Selects the source clock and mode
LD	(TC1CR), 00100100B	; Starts TC1 external trigger, METT1 = 0

Example 2 :Generating an interrupt when the low-level pulse with 4 ms or more width is input to the TC1 pin (fc =16 MHz)

LDW	(TC1DRA), 01F4H	; 4 ms $\div 2^7/fc = 1F4H$
DI		; IMF= "0"
SET	(EIRL). 5	; Enables INTTC1 interrupt
EI		; IMF= "1"
LD	(TC1CR), 00000100B	; Selects the source clock and mode
LD	(TC1CR), 01110100B	; Starts TC1 external trigger, METT1 = 0





8.3.3 Event Counter Mode

In the event counter mode, the up-counter counts up at the edge of the input pulse to the TC1 pin. Either the rising or falling edge of the input pulse is selected as the count up edge in TC1CR<TC1S>.

When a match between the up-counter and the TC1DRA value is detected, an INTTC1 interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting at each edge of the input pulse to the TC1 pin. Since a match between the up-counter and the value set to TC1DRA is detected at the edge opposite to the selected edge, an INTTC1 interrupt request is generated after a match of the value at the edge opposite to the selected edge.

Two or more machine cycles are required for the low-or high-level pulse input to the TC1 pin.

Setting TC1CR<ACAP1> to "1" captures the up-counter value into TC1DRB with the auto capture function. Use the auto-capture function in the operative condition of TC1. A captured value may not be fixed if it's read after the execution of the timer stop or auto-capture disable. Read the capture value in a capture enabled condition. Since the up-counter value is captured into TC1DRB by the source clock of up-counter after setting TC1CR<ACAP1> to "1". Therefore, to read the captured value, wait at least one cycle of the internal source clock before reading TC1DRB for the first time.




Figure 8-4 Event Counter Mode Timing Chart

Table 8-2 Input Pulse Width to TC1 Pin

	Minimum Pulse Width [s]		
	NORMAL1/2, IDLE1/2 Mode SLOW1/2, SLEEP1/2 M		
High-going	2 ³ /fc	2 ³ /fs	
Low-going	2 ³ /fc	2 ³ /fs	

8.3.4 Window Mode

In the window mode, the up-counter counts up at the rising edge of the pulse that is logical ANDed product of the input pulse to the TC1 pin (window pulse) and the internal source clock. Either the positive logic (count up during high-going pulse) or negative logic (count up during low-going pulse) can be selected.

When a match between the up-counter and the TC1DRA value is detected, an INTTC1 interrupt is generated and the up-counter is cleared.

Define the window pulse to the frequency which is sufficiently lower than the internal source clock programmed with TC1CR<TC1CK>.




Figure 8-5 Window Mode Timing Chart

8.3.5 Pulse Width Measurement Mode

In the pulse width measurement mode, the up-counter starts counting by the input pulse triggering of the TC1 pin, and counts up at the edge of the internal clock. Either the rising or falling edge of the internal clock is selected as the trigger edge in TC1CR<TC1S>. Either the single- or double-edge capture is selected as the trigger edge in TC1CR<MCAP1>.

• When TC1CR<MCAP1> is set to "1" (single-edge capture)

Either high- or low-level input pulse width can be measured. To measure the high-level input pulse width, set the rising edge to TC1CR<TC1S>. To measure the low-level input pulse width, set the falling edge to TC1CR<TC1S>.

When detecting the edge opposite to the trigger edge used to start counting after the timer starts, the up-counter captures the up-counter value into TC1DRB and generates an INTTC1 interrupt request. The up-counter is cleared at this time, and then restarts counting when detecting the trigger edge used to start counting.

• When TC1CR<MCAP1> is set to "0" (double-edge capture)


The cycle starting with either the high- or low-going input pulse can be measured. To measure the cycle starting with the high-going pulse, set the rising edge to TC1CR<TC1S>. To measure the cycle starting with the low-going pulse, set the falling edge to TC1CR<TC1S>.

When detecting the edge opposite to the trigger edge used to start counting after the timer starts, the up-counter captures the up-counter value into TC1DRB and generates an INTTC1 interrupt request. The up-counter continues counting up, and captures the up-counter value into TC1DRB and generates an INTTC1 interrupt request when detecting the trigger edge used to start counting. The up-counter is cleared at this time, and then continues counting.

- Note 1: The captured value must be read from TC1DRB until the next trigger edge is detected. If not read, the captured value becomes a don't care. It is recommended to use a 16-bit access instruction to read the captured value from TC1DRB.
- Note 2: For the single-edge capture, the counter after capturing the value stops at "1" until detecting the next edge. Therefore, the second captured value is "1" larger than the captured value immediately after counting starts.
- Note 3: The first captured value after the timer starts may be read incorrectively, therefore, ignore the first captured value.

Example :Duty measurement (resolution $fc/2^7$ [Hz])

	CLR	(INTTC1SW). 0	; INTTC1 service switch initial setting Address set to convert INTTC1SW at each INTTC1
	LD	(TC1CR), 00000110B	; Sets the TC1 mode and source clock
	DI		; IMF="0"
	SET	(EIRL). 5	; Enables INTTC1
	EI		; IMF="1"
	LD	(TC1CR), 00100110B	; Starts TC1 with an external trigger at MCAP1 = 0
	:		
PINTTC1:	CPL	(INTTC1SW). 0	; INTTC1 interrupt, inverts and tests INTTC1 service switch
	JRS	F, SINTTC1	
	LD	A, (TC1DRBL)	; Reads TC1DRB (High-level pulse width)
	LD	W,(TC1DRBH)	
	LD	(HPULSE), WA	; Stores high-level pulse width in RAM
	RETI		
SINTTC1:	LD	A, (TC1DRBL)	; Reads TC1DRB (Cycle)
	LD	W,(TC1DRBH)	
	LD	(WIDTH), WA	; Stores cycle in RAM
	:		
	RETI		; Duty calculation
	:		
VINTTC1:	DW	PINTTC1	; INTTC1 Interrupt vector






Figure 8-6 Pulse Width Measurement Mode

8.3.6 Programmable Pulse Generate (PPG) Output Mode

In the programmable pulse generation (PPG) mode, an arbitrary duty pulse is generated by counting performed in the internal clock. To start the timer, TC1CR<TC1S> specifies either the edge of the input pulse to the TC1 pin or the command start. TC1CR<MPPG1> specifies whether a duty pulse is produced continuously or not (one-shot pulse).

• When TC1CR<MPPG1> is set to "0" (Continuous pulse generation)

When a match between the up-counter and the TC1DRB value is detected after the timer starts, the level of the \overline{PPG} pin is inverted and an INTTC1 interrupt request is generated. The up-counter continues counting. When a match between the up-counter and the TC1DRA value is detected, the level of the \overline{PPG} pin is inverted and an INTTC1 interrupt request is generated. The up-counter is cleared at this time, and then continues counting and pulse generation.

When TC1S is cleared to "00" during PPG output, the PPG pin retains the level immediately before the counter stops.

• When TC1CR<MPPG1> is set to "1" (One-shot pulse generation)

When a match between the up-counter and the TC1DRB value is detected after the timer starts, the level of the \overline{PPG} pin is inverted and an INTTC1 interrupt request is generated. The up-counter continues counting. When a match between the up-counter and the TC1DRA value is detected, the level of the \overline{PPG} pin is inverted and an INTTC1 interrupt request is generated. TC1CR<TC1S> is cleared to "00" automatically at this time, and the timer stops. The pulse generated by PPG retains the same level as that when the timer stops.

Since the output level of the \overline{PPG} pin can be set with TC1CR<TFF1> when the timer starts, a positive or negative pulse can be generated. Since the inverted level of the timer F/F1 output level is output to the \overline{PPG} pin, specify TC1CR<TFF1> to "0" to set the high level to the \overline{PPG} pin, and "1" to set the low level to the \overline{PPG} pin. Upon reset, the timer F/F1 is initialized to "0".


- Note 1: To change TC1DRA or TC1DRB during a run of the timer, set a value sufficiently larger than the count value of the counter. Setting a value smaller than the count value of the counter during a run of the timer may generate a pulse different from that specified.
- Note 2: Do not change TC1CR<TFF1> during a run of the timer. TC1CR<TFF1> can be set correctly only at initialization (after reset). When the timer stops during PPG, TC1CR<TFF1> can not be set correctly from this point onward if the PPG output has the level which is inverted of the level when the timer starts. (Setting TC1CR<TFF1> specifies the timer F/F1 to the level inverted of the programmed value.) Therefore, the timer F/F1 needs to be initialized to ensure an arbitrary level of the PPG output. To initialize the timer F/F1, change TC1CR<TC1M> to the timer mode (it is not required to start the timer mode), and then set the PPG mode. Set TC1CR<TFF1> at this time.
- Note 3: In the PPG mode, the following relationship must be satisfied. TC1DRA > TC1DRB
- Note 4: Set TC1DRB after changing the mode of TC1M to the PPG mode.

Example :Generating a pulse which is high-going for 800 μs and low-going for 200 μs (fc = 16 MHz)

	Setting port	
LD	(TC1CR), 10000111B	; Sets the PPG mode, selects the source clock
LDW	(TC1DRA), 007DH	; Sets the cycle (1 ms \div $2^7/\text{fc}$ ms = 007DH)
LDW	(TC1DRB), 0019H	; Sets the low-level pulse width (200 $\mu\text{s} \div 2^7/\text{fc}$ = 0019H)
LD	(TC1CR), 10010111B	; Starts the timer

Example :After stopping PPG, setting the PPG pin to a high-level to restart PPG (fc = 16 MHz)

	Setting port	
LD	(TC1CR), 10000111B	; Sets the PPG mode, selects the source clock
LDW	(TC1DRA), 007DH	; Sets the cycle (1 ms $\div 2^7/\text{fc}~\mu\text{s}$ = 007DH)
LDW	(TC1DRB), 0019H	; Sets the low-level pulse width (200 $\mu s \div 2^7/fc$ = 0019H)
LD	(TC1CR), 10010111B	; Starts the timer
:	:	
LD	(TC1CR), 10000111B	; Stops the timer
LD	(TC1CR), 10000100B	; Sets the timer mode
LD	(TC1CR), 00000111B	; Sets the PPG mode, TFF1 = 0
LD	(TC1CR), 00010111B	; Starts the timer







Figure 8-8 PPG Mode Timing Chart

9. 16-Bit Timer/Counter2 (TC2)

9.1 Configuration




Note: When control input/output is used, I/O port setting should be set correctly. For details, refer to the section "I/O ports".

Figure 9-1 Timer/Counter2 (TC2)

9.2 Control

The timer/counter 2 is controlled by a timer/counter 2 control register (TC2CR) and a 16-bit timer register 2 (TC2DR).



Note 1: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *: Don't care

Note 2: When writing to the Timer Register 2 (TC2DR), always write to the lower side (TC2DRL) and then the upper side (TC2DRH) in that order. Writing to only the lower side (TC2DRL) or the upper side (TC2DRH) has no effect.

- Note 3: The timer register 2 (TC2DR) uses the value previously set in it for coincidence detection until data is written to the upper side (TC2DRH) after writing data to the lower side (TC2DRL).
- Note 4: Set the mode and source clock when the TC2 stops (TC2S = 0).
- Note 5: Values to be loaded to the timer register must satisfy the following condition.

TC2DR > 1 (TC2DR₁₅ to TC2DR₁₁ > 1 at warm up)

Note 6: If a read instruction is executed for TC2CR, read data of bit 7, 6 and 1 are unstable.

Note 7: The high-frequency clock (fc) can be selected only when the time mode at SLOW2 mode is selected.

Note 8: On entering STOP mode, the TC2 start control (TC2S) is cleared to "0" automatically. So, the timer stops. Once the STOP mode has been released, to start using the timer counter, set TC2S again.

9.3 Function

The timer/counter 2 has three operating modes: timer, event counter and window modes.

And if fc or fs is selected as the source clock in timer mode, when switching the timer mode from SLOW1 to NORMAL2, the timer/counter2 can generate warm-up time until the oscillator is stable.

9.3.1 Timer mode

In this mode, the internal clock is used for counting up. The contents of TC2DR are compared with the contents of up counter. If a match is found, a timer/counter 2 interrupt (INTTC2) is generated, and the counter is cleared. Counting up is resumed after the counter is cleared.

When fc is selected for source clock at SLOW2 mode, lower 11-bits of TC2DR are ignored and generated a interrupt by matching upper 5-bits only. Though, in this situation, it is necessary to set TC2DRH only.

Table 9-1 Source Clock (Internal clock) for Timer/Counter2 (at fc = 16 MHz, DV7CK=0)

TC2C		NORMAL1/2, IDLE1/2 mode					SLEEP1/2 mode	
к	DV7C	CK = 0	DV7	CK = 1	SLOWI	/2 mode	SLEEP 1/2 mode	
	Resolution	Maximum Time Set- ting	Resolution	Maximum Time Set- ting	Resolu- tion	Maxi- mum Time Setting	Resolu- tion	Maxi- mum Time Setting
000	524.29 [ms]	9.54 [h]	1 [s]	18.2 [h]	1 [s]	18.2 [h]	1 [s]	18.2 [h]
001	512.0 [ms]	33.55 [s]	0.98 [ms]	1.07 [min]	0.98 [ms]	1.07 [min]	0.98 [ms]	1.07 [min]
010	16.0 [ms]	1.05 [s]	16.0 [ms]	1.05 [s]	-	-	-	-
011	0.5 [ms]	32.77 [ms]	0.5 [ms]	32.77 [ms]	-	-	-	-
100	-	-	-	-	62.5 [ns]	-	-	-
101	30.52 [ms]	2 [s]	30.52 [ms]	2 [s]	-	-	-	-

Note: When fc is selected as the source clock in timer mode, it is used at warm-up for switching from SLOW1 mode to NORMAL2 mode.

Example :Sets the timer mode with source clock $fc/2^3$ [Hz] and generates an interrupt every 25 ms (at fc = 16 MHz)

LDW	(TC2DR), 061AH	; Sets TC2DR (25 ms \div 2 ⁸ /fc = 061AH)
DI		; IMF= "0"
SET	(EIRE). 6	; Enables INTTC2 interrupt
EI		; IMF= "1"
LD	(TC2CR), 00001000B	; Source clock / mode select
LD	(TC2CR), 00101000B	; Starts Timer




Figure 9-2 Timer Mode Timing Chart

9.3.2 Event counter mode

In this mode, events are counted on the rising edge of the TC2 pin input. The contents of TC2DR are compared with the contents of the up counter. If a match is found, an INTTC2 interrupt is generated, and the counter is cleared. Counting up is resumed every the rising edge of the TC2 pin input after the up counter is cleared.

Match detect is executed on the falling edge of the TC2 pin. Therefore, an INTTC2 interrupt is generated at the falling edge after the match of TC2DR and up counter.


The minimum input pulse width of TC2 pin is shown in Table 9-2. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width.

Example :Sets the event counter mode and generates an INTTC2 interrupt 640 counts later.

LDW	(TC2DR), 640	; Sets TC2DR
DI		; IMF= "0"
SET	(EIRE). 6	;Enables INTTC2 interrupt
EI		; IMF= "1"
LD	(TC2CR), 00011100B	; TC2 source clock / mode select
LD	(TC2CR), 00111100B	; Starts TC2

Table 9-2 Timer/Counter 2 External Input Clock Pulse Width

	Minimum Input Pulse Width [s]				
	NORMAL1/2, IDLE1/2 mode	SLOW1/2, SLEEP1/2 mode			
"H" width	2 ³ /fc	2 ³ /fs			
"L" width	2 ³ /fc	2 ³ /fs			





9.3.3 Window mode

In this mode, counting up performed on the rising edge of an internal clock during TC2 external pin input (Window pulse) is "H" level. The contents of TC2DR are compared with the contents of up counter. If a match found, an INTTC2 interrupt is generated, and the up-counter is cleared.

The maximum applied frequency (TC2 input) must be considerably slower than the selected internal clock by the TC2CR<TC2CK>.

Note: It is not available window mode in the SLOW/SLEEP mode. Therefore, at the window mode in NORMAL mode, the timer should be halted by setting TC2CR<TC2S> to "0" before the SLOW/SLEEP mode is entered.

Example :Generates an interrupt, inputting "H" level pulse width of 120 ms or more. (at fc = 16 MHz, TBTCR<DV7CK> = "0")

LDW	(TC2DR), 00EAH	; Sets TC2DR (120 ms $\div 2^{13}$ /fc = 00EAH)
DI		; IMF= "0"
SET	(EIRE). 6	; Enables INTTC2 interrupt
EI		; IMF= "1"
LD	(TC2CR), 00000101B	; TC2 source clock / mode select
LD	(TC2CR), 00100101B	; Starts TC2




Figure 9-4 Window Mode Timing Chart

10.8-Bit TimerCounter (TC3, TC4)

10.1 Configuration





Figure 10-1 8-Bit TimerCouter 3, 4

10.2 TimerCounter Control

The TimerCounter 3 is controlled by the TimerCounter 3 control register (TC3CR) and two 8-bit timer registers (TTREG3, PWREG3).


TimerCounter 3 Timer Register



Note 1: Do not change the timer register (TTREG3) setting while the timer is running.

Note 2: Do not change the timer register (PWREG3) setting in the operating mode except the 8-bit and 16-bit PWM modes while the timer is running.

TimerCounter 3 Control Register



TFF3	Time F/F3 control	0: Clear 1: Set				R/W	
			NORMAL1/2,	IDLE1/2 mode	SLOW1/2		
			DV7CK = 0	DV7CK = 1	SLEEP1/2 mode		
		000	fc/2 ¹¹	fs/2 ³	fs/2 ³		
		001	fc/27	fc/2 ⁷	-		
тсзск	TC3CK Operating clock selection [Hz]	010	fc/2 ⁵	fc/2 ⁵	-	R/W	
		011	fc/2 ³	fc/2 ³	-		
		100	fs	fs	fs		
		101	fc/2	fc/2	-		
		110	fc	fc	fc (Note 8)		
		111	TC3 pin input				
TC3S	TC3 start control						
TC3M	TC3M operating mode select	 8-bit timer/event counter mode 8-bit programmable divider output (PDO) mode 8-bit pulse width modulation (PWM) output mode 16-bit mode (Each mode is selectable with TC4M.) 1**: Reserved 				R/W	

Note 1: fc: High-frequency clock [Hz] fs: Low-frequency clock[Hz]

Note 2: Do not change the TC3M, TC3CK and TFF3 settings while the timer is running.


- Note 3: To stop the timer operation (TC3S= 1 \rightarrow 0), do not change the TC3M, TC3CK and TFF3 settings. To start the timer operation (TC3S= 0 \rightarrow 1), TC3M, TC3CK and TFF3 can be programmed.
- Note 4: To use the TimerCounter in the 16-bit mode, set the operating mode by programming TC4CR<TC4M>, where TC3M must be fixed to 011.
- Note 5: To use the TimerCounter in the 16-bit mode, select the source clock by programming TC3CK. Set the timer start control and timer F/F control by programming TC4CR<TC4S> and TC4CR<TFF4>, respectively.
- Note 6: The operating clock settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 10-1 and Table 10-2.

Note 7: The timer register settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 10-3.

Note 8: The operating clock fc in the SLOW or SLEEP mode can be used only as the high-frequency warm-up mode.

The TimerCounter 4 is controlled by the TimerCounter 4 control register (TC4CR) and two 8-bit timer registers (TTREG4 and PWREG4).


TimerCounter 4 Timer Register



Note 1: Do not change the timer register (TTREG4) setting while the timer is running.

Note 2: Do not change the timer register (PWREG4) setting in the operating mode except the 8-bit and 16-bit PWM modes while the timer is running.

TimerCounter 4 Control Register



TFF4	Timer F/F4 control	0: Clear 1: Set				R/W
			NORMAL1/2,	SLOW1/2		
			DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	
		000	fc/2 ¹¹	fs/2 ³	fs/2 ³	
		001	fc/2 ⁷	fc/2 ⁷	-	
TC4CK	Operating clock selection [Hz]	010	fc/2 ⁵	fc/2 ⁵	-	R/W
		011	fc/2 ³	fc/2 ³	-	
		100	fs	fs	fs	
		101	fc/2	fc/2	-	
		110	fc	fc	-	
		111	TC4 pin input			
TC4S	TC4 start control	0: Operation stop and counter clear 1: Operation start				R/W
TC4M	TC4M operating mode select	 8-bit timer/event counter mode 8-bit programmable divider output (PDO) mode 8-bit pulse width modulation (PWM) output mode Reserved 16-bit timer/event counter mode Warm-up counter mode 16-bit pulse width modulation (PWM) output mode 16-bit pulse mode 16-bit pulse mode 16-bit PPG mode 				R/W

Note 1: fc: High-frequency clock [Hz] fs: Low-frequency clock [Hz]

Note 2: Do not change the TC4M, TC4CK and TFF4 settings while the timer is running.

Note 3: To stop the timer operation (TC4S= $1 \rightarrow 0$), do not change the TC4M, TC4CK and TFF4 settings.

To start the timer operation (TC4S= $0 \rightarrow 1$), TC4M, TC4CK and TFF4 can be programmed.

Note 4: When TC4M= 1** (upper byte in the 16-bit mode), the source clock becomes the TC4 overflow signal regardless of the TC3CK setting.

Note 5: To use the TimerCounter in the 16-bit mode, select the operating mode by programming TC4M, where TC3CR<TC3 M> must be set to 011.

- Note 6: To the TimerCounter in the 16-bit mode, select the source clock by programming TC3CR<TC3CK>. Set the timer start control and timer F/F control by programming TC4S and TFF4, respectively.
- Note 7: The operating clock settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 10-1 and Table 10-2.
- Note 8: The timer register settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 10-3.

Operating mode	fc/2 ¹¹ or fs/2 ³	fc/2 ⁷	fc/2 ⁵	fc/2 ³	fs	fc/2	fc	TC3 pin input	TC4 pin input
8-bit timer	0	0	0	0	-	-	-	-	-
8-bit event counter	-	-	-	-	-	-	-	0	0
8-bit PDO	0	О	0	0	-	-	-	-	-
8-bit PWM	0	О	0	0	О	0	0	-	-
16-bit timer	0	О	0	0	-	-	-	-	-
16-bit event counter	-	-	-	-	-	-	-	0	-
Warm-up counter	-	-	-	-	О	-	-	-	-
16-bit PWM	0	0	0	0	0	0	0	0	-
16-bit PPG	0	0	0	0	-	-	-	0	-

Table 10-1 Operating Mode and Selectable Source Clock (NORMAL1/2 and IDLE1/2 Modes)

Note 1: For 16-bit operations (16-bit timer/event counter, warm-up counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bit (TC3CK).

Note 2: O : Available source clock

Operating mode	fc/2 ¹¹ or fs/2 ³	fc/27	fc/2 ⁵	fc/2 ³	fs	fc/2	fc	TC3 pin input	TC4 pin input
8-bit timer	О	-	-	-	-	-	-	-	-
8-bit event counter	-	-	_	-	_	_	_	О	О
8-bit PDO	0	-	-	-	-	-	-	-	-
8-bit PWM	0	-	-	-	О	-	-	-	-
16-bit timer	О	-	_	-	_	_	_	-	-
16-bit event counter	-	-	-	-	-	-	-	0	-
Warm-up counter	-	-	_	-	_	_	О	-	-
16-bit PWM	О	-	-	_	0	-	-	0	-
16-bit PPG	0	-	_	-	_	_	_	О	-

Table 10-2 Operating Mode and Selectable Source Clock (SLOW1/2 and SLEEP1/2 Modes)

Note1: For 16-bit operations (16-bit timer/event counter, warm-up counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bit (TC3CK).

Note2: O : Available source clock

Table 10-3 Constraints on Register Values Being Compared

Operating mode	Register Value
8-bit timer/event counter	1≤ (TTREGn) ≤255
8-bit PDO	1≤ (TTREGn) ≤255
8-bit PWM	2≤ (PWREGn) ≤254
16-bit timer/event counter	1≤ (TTREG4, 3) ≤65535
Warm-up counter	256≤ (TTREG4, 3) ≤65535
16-bit PWM	2≤ (PWREG4, 3) ≤65534
16-bit PPG	1≤ (PWREG4, 3) < (TTREG4, 3) ≤65535 and (PWREG4, 3) + 1 < (TTREG4, 3)

Note: n = 3 to 4

10.3 Function

The TimerCounter 3 and 4 have the 8-bit timer, 8-bit event counter, 8-bit programmable divider output (PDO), 8-bit pulse width modulation (PWM) output modes. The TimerCounter 3 and 4 (TC3, 4) are cascadable to form a 16-bit timer. The 16-bit timer has the operating modes such as the 16-bit timer, 16-bit event counter, warm-up counter, 16-bit pulse width modulation (PWM) output and 16-bit programmable pulse generation (PPG) modes.

10.3.1 8-Bit Timer Mode (TC3 and 4)

In the timer mode, the up-counter counts up using the internal clock. When a match between the up-counter and the timer register j (TTREGj) value is detected, an INTTCj interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting.

Note 1: In the timer mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj and PPGj pins may output pulses.

Note 2: In the timer mode, do not change the TTREG is setting while the timer is running. Since TTREG is not in the shift register configuration in the timer mode, the new value programmed in TTREG is in effect immediately after the programming. Therefore, if TTREG is changed while the timer is running, an expected operation may not be obtained.


Note 3: j = 3, 4

Table 10-4 Source Clock for TimerCounter 3, 4 (Internal Clock)

	Source Clock			olution	Repeated Cycle		
NORMAL1/2,	IDLE1/2 mode	SLOW1/2,					
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz	
fc/2 ¹¹ [Hz]	fs/2 ³ [Hz]	fs/2 ³ [Hz]	128 μs	244.14 μs	32.6 ms	62.3 ms	
fc/2 ⁷	fc/2 ⁷	-	8 µS	-	2.0 ms	-	
fc/2 ⁵	fc/2 ⁵	-	2 μs	-	510 μs	-	
fc/2 ³	fc/2 ³	-	500 ns	-	127.5 μs	-	

Example :Setting the timer mode with source clock $fc/2^7$ Hz and generating an interrupt 80 µs later (TimerCounter4, fc = 16.0 MHz)

(TTREG4), 0AH	: Sets the timer register (80 $\mu\text{s}\div2^7/\text{fc}$ = 0AH).
(EIRH). 2	: Enables INTTC4 interrupt.
(TC4CR), 00010000B	: Sets the operating cock to $\ensuremath{\mbox{fc}/\mbox{2}^{7}},$ and 8-bit timer mode.
(TC4CR), 00011000B	: Starts TC4.
	(EIRH). 2 (TC4CR), 00010000B





10.3.2 8-Bit Event Counter Mode (TC3, 4)

Note 3: j = 3, 4

In the 8-bit event counter mode, the up-counter counts up at the falling edge of the input pulse to the TCj pin. When a match between the up-counter and the TTREGj value is detected, an INTTCj interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting at the falling edge of the input pulse to the TCj pin. Two machine cycles are required for the low- or high-level pulse input to the TCj pin. Therefore, a maximum frequency to be supplied is $fc/2^4$ Hz in the NORMAL1/2 or IDLE1/2 mode, and $fs/2^4$ Hz in the SLOW1/2 or SLEEP1/2 mode.

- Note 1: In the event counter mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj and PPGj pins may output pulses.
- Note 2: In the event counter mode, do not change the TTREGj setting while the timer is running. Since TTREGj is not in the shift register configuration in the event counter mode, the new value programmed in TTREGj is in effect immediately after the programming. Therefore, if TTREGi is changed while the timer is running, an expected operation may not be obtained.




Figure 10-3 8-Bit Event Counter Mode Timing Chart (TC4)

10.3.3 8-Bit Programmable Divider Output (PDO) Mode (TC3, 4)

This mode is used to generate a pulse with a 50% duty cycle from the \overline{PDOj} pin.

In the PDO mode, the up-counter counts up using the internal clock. When a match between the up-counter and the TTREGj value is detected, the logic level output from the \overline{PDOj} pin is switched to the opposite state and the up-counter is cleared. The INTTCj interrupt request is generated at the time. The logic state opposite to the timer F/Fj logic level is output from the \overline{PDOj} pin. An arbitrary value can be set to the timer F/Fj by TCjCR<TFFj>. Upon reset, the timer F/Fj value is initialized to 0.


To use the programmable divider output, set the output latch of the I/O port to 1.

Example :Generating 1024 Hz pulse using TC4 (fc = 16.0 MHz)

	Setting port	
LD	(TTREG4), 3DH	: 1/1024÷2 ⁷ /fc÷2 = 3DH
LD	(TC4CR), 00010001B	: Sets the operating clock to $\ensuremath{\text{fc}/2^7}\xspace$, and 8-bit PDO mode.
LD	(TC4CR), 00011001B	: Starts TC4.

- Note 1: In the programmable divider output mode, do not change the TTREGj setting while the timer is running. Since TTREGj is not in the shift register configuration in the programmable divider output mode, the new value programmed in TTREGj is in effect immediately after programming. Therefore, if TTREGi is changed while the timer is running, an expected operation may not be obtained.
- Note 2: When the timer is stopped during PDO output, the PDOj pin holds the output status when the timer is stopped. To change the output status, program TCjCR<TFFj> after the timer is stopped. Do not change the TCjCR<TFFj> setting upon stopping of the timer. Example: Fixing the PDOj pin to the high level when the TimerCounter is stopped CLR (TCjCR).3: Stops the timer. CLR (TCjCR).7: Sets the PDOj pin to the high level.

Note 3: j = 3, 4



10.3.4 8-Bit Pulse Width Modulation (PWM) Output Mode (TC3, 4)

This mode is used to generate a pulse-width modulated (PWM) signals with up to 8 bits of resolution. The up-counter counts up using the internal clock.

When a match between the up-counter and the PWREGj value is detected, the logic level output from the timer F/Fj is switched to the opposite state. The counter continues counting. The logic level output from the timer F/Fj is switched to the opposite state again by the up-counter overflow, and the counter is cleared. The INTTCj interrupt request is generated at this time.

Since the initial value can be set to the timer F/Fj by TCjCR<TFFj>, positive and negative pulses can be generated. Upon reset, the timer F/Fj is cleared to 0.

(The logic level output from the PWMj pin is the opposite to the timer F/Fj logic level.)

Since PWREGj in the PWM mode is serially connected to the shift register, the value set to PWREGj can be changed while the timer is running. The value set to PWREGj during a run of the timer is shifted by the INTTCj interrupt request and loaded into PWREGj. While the timer is stopped, the value is shifted immediately after the programming of PWREGj. If executing the read instruction to PWREGj during PWM output, the value in the shift register is read, but not the value set in PWREGj. Therefore, after writing to PWREGj, the reading data of PWREGj is previous value until INTTCj is generated.

For the pin used for PWM output, the output latch of the I/O port must be set to 1.

- Note 1: In the PWM mode, program the timer register PWREGj immediately after the INTTCj interrupt request is generated (normally in the INTTCj interrupt service routine.) If the programming of PWREGj and the interrupt request occur at the same time, an unstable value is shifted, that may result in generation of the pulse different from the programmed value until the next INTTCj interrupt request is generated.
- Note 2: When the timer is stopped during PWM output, the PWMj pin holds the output status when the timer is stopped. To change the output status, program TCjCR<TFFj> after the timer is stopped. Do not change the TCjCR<TFFj> upon stopping of the timer.

Example: Fixing the \overline{PWMj} pin to the high level when the TimerCounter is stopped CLR (TCjCR).3: Stops the timer. CLR (TCjCR).7: Sets the \overline{PWMj} pin to the high level.

- Note 3: To enter the STOP mode during PWM output, stop the timer and then enter the STOP mode. If the STOP mode is entered without stopping the timer when fc, fc/2 or fs is selected as the source clock, a pulse is output from the PWMj pin during the warm-up period time after exiting the STOP mode.
- Note 4: j = 3, 4

	Source Clock		Resolution		Repeated Cycle	
NORMAL1/2,	,					
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz
fc/2 ¹¹ [Hz]	fs/2 ³ [Hz]	fs/2 ³ [Hz]	128 μs	244.14 μs	32.8 ms	62.5 ms
fc/2 ⁷	fc/2 ⁷	_	8 μs	-	2.05 ms	_
fc/2 ⁵	fc/2 ⁵	-	2 μs	-	512 μs	-
fc/2 ³	fc/2 ³	_	500 ns	-	128 μs	_
fs	fs	fs	30.5 μs	30.5 μs	7.81 ms	7.81 ms
fc/2	fc/2	-	125 ns	-	32 µs	-
fc	fc	_	62.5 ns	-	16 μs	_

Table 10-5 PWM Output Mode




Figure 10-5 8-Bit PWM Mode Timing Chart (TC4)

10.3.5 16-Bit Timer Mode (TC3 and 4)

In the timer mode, the up-counter counts up using the internal clock. The TimerCounter 3 and 4 are cascadable to form a 16-bit timer.

When a match between the up-counter and the timer register (TTREG3, TTREG4) value is detected after the timer is started by setting TC4CR<TC4S> to 1, an INTTC4 interrupt is generated and the up-counter is cleared. After being cleared, the up-counter continues counting. Program the upper byte and lower byte in this order in the timer register. (Programming only the upper or lower byte should not be attempted.)

Note 1: In the timer mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj, and PPGj pins may output a pulse.

Note 2: In the timer mode, do not change the TTREG setting while the timer is running. Since TTREG is not in the shift register configuration in the timer mode, the new value programmed in TTREG is in effect immediately after programming of TTREG. Therefore, if TTREG is changed while the timer is running, an expected operation may not be obtained.

Note 3: j = 3, 4

Table 10-6 Source Clock for 16-Bit Timer Mode

	Source Clock			Resolution		ed Cycle	
NORMAL1/2,	NORMAL1/2, IDLE1/2 mode						
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz	
fc/2 ¹¹	fs/2 ³	fs/2 ³	128 μs	244.14 μs	8.39 s	16 s	
fc/2 ⁷	fc/2 ⁷	-	8 µs	-	524.3 ms	-	
fc/2 ⁵	fc/2 ⁵	-	2 μs	-	131.1 ms	-	
fc/2 ³	fc/2 ³	-	500 ns	-	32.8 ms	-	

Example :Setting the timer mode with source clock $fc/2^7$ Hz, and generating an interrupt 300 ms later (fc = 16.0 MHz)

LDW	(TTREG3), 927CH	: Sets the timer register (300 ms \div 2 ⁷ /fc = 927CH).
DI		
SET	(EIRH). 2	: Enables INTTC4 interrupt.
EI		
LD	(TC3CR), 13H	:Sets the operating cock to $fc/2^7$, and 16-bit timer mode (lower byte).
LD	(TC4CR), 04H	: Sets the 16-bit timer mode (upper byte).
LD	(TC4CR), 0CH	: Starts the timer.




Figure 10-6 16-Bit Timer Mode Timing Chart (TC3 and TC4)

10.3.6 16-Bit Event Counter Mode (TC3 and 4)

In the event counter mode, the up-counter counts up at the falling edge to the TC3 pin. The TimerCounter 3 and 4 are cascadable to form a 16-bit event counter.

When a match between the up-counter and the timer register (TTREG3, TTREG4) value is detected after the timer is started by setting TC4CR<TC4S> to 1, an INTTC4 interrupt is generated and the up-counter is cleared.

After being cleared, the up-counter restarts counting at the falling edge of the input pulse to the TC3 pin. Two machine cycles are required for the low- or high-level pulse input to the TC3 pin.

Therefore, a maximum frequency to be supplied is $fc/2^4$ Hz in the NORMAL1 or IDLE1 mode, and $fs/2^4$ in the SLOW1/2 or SLEEP1/2 mode. Program the lower byte (TTREG3), and upper byte (TTREG4) in this order in the timer register. (Programming only the upper or lower byte should not be attempted.)

Note 1: In the event counter mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj and PPGj pins may output pulses.

Note 2: In the event counter mode, do not change the TTREGj setting while the timer is running. Since TTREGj is not in the shift register configuration in the event counter mode, the new value programmed in TTREGj is in effect immediately after the programming. Therefore, if TTREGj is changed while the timer is running, an expected operation may not be obtained.

Note 3: j = 3, 4

10.3.7 16-Bit Pulse Width Modulation (PWM) Output Mode (TC3 and 4)

This mode is used to generate a pulse-width modulated (PWM) signals with up to 16 bits of resolution. The TimerCounter 3 and 4 are cascadable to form the 16-bit PWM signal generator.

The counter counts up using the internal clock or external clock.

When a match between the up-counter and the timer register (PWREG3, PWREG4) value is detected, the logic level output from the timer F/F4 is switched to the opposite state. The counter continues counting. The logic level output from the timer F/F4 is switched to the opposite state again by the counter overflow, and the counter is cleared. The INTTC4 interrupt is generated at this time.

Two machine cycles are required for the high- or low-level pulse input to the TC3 pin. Therefore, a maximum frequency to be supplied is $fc/2^4$ Hz in the NORMAL1 or IDLE1 mode, and $fs/2^4$ to in the SLOW1/2 or SLEEP1/2 mode.

Since the initial value can be set to the timer F/F4 by TC4CR<TFF4>, positive and negative pulses can be generated. Upon reset, the timer F/F4 is cleared to 0.

(The logic level output from the $\overline{PWM4}$ pin is the opposite to the timer F/F4 logic level.)

Since PWREG4 and 3 in the PWM mode are serially connected to the shift register, the values set to PWREG4 and 3 can be changed while the timer is running. The values set to PWREG4 and 3 during a run of the timer are shifted by the INTTCj interrupt request and loaded into PWREG4 and 3. While the timer is stopped, the values are shifted immediately after the programming of PWREG4 and 3. Set the lower byte (PWREG3) and upper byte (PWREG3) in this order to program PWREG4 and 3. (Programming only the lower or upper byte of the register should not be attempted.)

If executing the read instruction to PWREG4 and 3 during PWM output, the values set in the shift register is read, but not the values set in PWREG4 and 3. Therefore, after writing to the PWREG4 and 3, reading data of PWREG4 and 3 is previous value until INTTC4 is generated.

For the pin used for PWM output, the output latch of the I/O port must be set to 1.

- Note 1: In the PWM mode, program the timer register PWREG4 and 3 immediately after the INTTC4 interrupt request is generated (normally in the INTTC4 interrupt service routine.) If the programming of PWREG and the interrupt request occur at the same time, an unstable value is shifted, that may result in generation of pulse different from the programmed value until the next INTTC4 interrupt request is generated.
- Note 2: When the timer is stopped during PWM output, the PWM4 pin holds the output status when the timer is stopped. To change the output status, program TC4CR<TFF4> after the timer is stopped. Do not program TC4CR<TFF4> upon stopping of the timer. Example: Fixing the PWM4 pin to the high level when the TimerCounter is stopped

CLR (TC4CR).3: Stops the timer. CLR (TC4CR).7 : Sets the $\overline{\text{PWM4}}$ pin to the high level.

Note 3: To enter the STOP mode, stop the timer and then enter the STOP mode. If the STOP mode is entered without stopping of the timer when fc, fc/2 or fs is selected as the source clock, a pulse is output from the PWM4 pin during the warm-up period time after exiting the STOP mode.

Source Clock			Resolution		Repeated Cycle		
NORMAL1/2, IDLE1/2 mode		SLOW1/2,					
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz	
fc/2 ¹¹	fs/2 ³ [Hz]	fs/2 ³ [Hz]	128 μs	244.14 μs	8.39 s	16 s	
fc/2 ⁷	fc/2 ⁷	-	8 µs	-	524.3 ms	-	
fc/2 ⁵	fc/2 ⁵	-	2 μs	-	131.1 ms	-	
fc/2 ³	fc/2 ³	-	500ns	-	32.8 ms	-	
fs	fs	fs	30.5 μs	30.5 μs	2 s	2 s	
fc/2	fc/2	-	125 ns	-	8.2 ms	-	
fc	fc	_	62.5 ns	-	4.1 ms	-	

Table 10-7 16-Bit PWM Output Mode

Example :Generating a pulse with 1-ms high-level width and a period of 32.768 ms (fc = 16.0 MHz)

	Setting ports	
LDW	(PWREG3), 07D0H	: Sets the pulse width.
LD	(TC3CR), 33H	: Sets the operating clock to fc/2 ³ , and 16-bit PWM output mode (lower byte).
LD	(TC4CR), 056H	: Sets TFF4 to the initial value 0, and 16-bit PWM signal generation mode (upper byte).
LD	(TC4CR), 05EH	: Starts the timer.




Figure 10-7 16-Bit PWM Mode Timing Chart (TC3 and TC4)

10.3.8 16-Bit Programmable Pulse Generate (PPG) Output Mode (TC3 and 4)

This mode is used to generate pulses with up to 16-bits of resolution. The timer counter 3 and 4 are cascadable to enter the 16-bit PPG mode.

The counter counts up using the internal clock or external clock. When a match between the up-counter and the timer register (PWREG3, PWREG4) value is detected, the logic level output from the timer F/F4 is switched to the opposite state. The counter continues counting. The logic level output from the timer F/F4 is switched to the opposite state again when a match between the up-counter and the timer register (TTREG3, TTREG4) value is detected, and the counter is cleared. The INTTC4 interrupt is generated at this time.

Two machine cycles are required for the high- or low-level pulse input to the TC3 pin. Therefore, a maximum frequency to be supplied is $fc/2^4$ Hz in the NORMAL1 or IDLE1 mode, and $fc/2^4$ to in the SLOW1/2 or SLEEP1/2 mode.

Since the initial value can be set to the timer F/F4 by TC4CR<TFF4>, positive and negative pulses can be generated. Upon reset, the timer F/F4 is cleared to 0.

(The logic level output from the $\overline{PPG4}$ pin is the opposite to the timer F/F4.)

Set the lower byte and upper byte in this order to program the timer register. (TTREG3 \rightarrow TTREG4, PWREG3 \rightarrow PWREG4) (Programming only the upper or lower byte should not be attempted.)

For PPG output, set the output latch of the I/O port to 1.

Example :Generating a pulse with 1-ms high-level width and a period of 16.385 ms (fc = 16.0 MHz)

	Setting ports	
LDW	(PWREG3), 07D0H	: Sets the pulse width.
LDW	(TTREG3), 8002H	: Sets the cycle period.
LD	(TC3CR), 33H	: Sets the operating clock to fc/2 ³ , and16-bit PPG mode (lower byte).
LD	(TC4CR), 057H	: Sets TFF4 to the initial value 0, and 16-bit PPG mode (upper byte).
LD	(TC4CR), 05FH	: Starts the timer.

Note 1: In the PPG mode, do not change the PWREGi and TTREGi settings while the timer is running. Since PWREGi and TTREGi are not in the shift register configuration in the PPG mode, the new values programmed in PWREGi and TTREGi are in effect immediately after programming PWREGi and TTREGi. Therefore, if PWREGi and TTREGi are changed while the timer is running, an expected operation may not be obtained.

Note 2: When the timer is stopped during PPG output, the PPG4 pin holds the output status when the timer is stopped. To change the output status, program TC4CR<TFF4> after the timer is stopped. Do not change TC4CR<TFF4> upon stopping of the timer.

Example: Fixing the PPG4 pin to the high level when the TimerCounter is stopped CLR (TC4CR).3: Stops the timer

CLR (TC4CR).7: Sets the PPG4 pin to the high level

Note 3: i = 3, 4




Figure 10-8 16-Bit PPG Mode Timing Chart (TC3 and TC40)

10.3.9 Warm-Up Counter Mode

In this mode, the warm-up period time is obtained to assure oscillation stability when the system clocking is switched between the high-frequency and low-frequency. The timer counter 3 and 4 are cascadable to form a 16-bit TimerCouter. The warm-up counter mode has two types of mode; switching from the high-frequency to low-frequency, and vice-versa.

- Note 1: In the warm-up counter mode, fix TCiCR<TFFi> to 0. If not fixed, the PDOi, PWMi and PPGi pins may output pulses.
- Note 2: In the warm-up counter mode, only upper 8 bits of the timer register TTREG4 and 3 are used for match detection and lower 8 bits are not used.

Note 3: i = 3, 4

10.3.9.1 Low-Frequency Warm-up Counter Mode (NORMAL1 \rightarrow NORMAL2 \rightarrow SLOW2 \rightarrow SLOW1)

In this mode, the warm-up period time from a stop of the low-frequency clock fs to oscillation stability is obtained. Before starting the timer, set SYSCR2<XTEN> to 1 to oscillate the low-frequency clock. When a match between the up-counter and the timer register (TTREG4, 3) value is detected after the timer is started by setting TC4CR<TC4S> to 1, the counter is cleared by generating the INTTC4 interrupt request. After stopping the timer in the INTTC4 interrupt service routine, set SYSCR2<SYSCK> to 1 to switch the system clock from the high-frequency to low-frequency, and then clear of SYSCR2<XTEN> to 0 to stop the high-frequency clock.

Table 10-8 Setting Time of Low-Frequency Warm-Up Counter Mode (fs = 32.768 kHz)

Maximum Time Setting	Maximum Time Setting
(TTREG4, 3 = 0100H)	(TTREG4, 3 = FF00H)
7.81 ms	1.99 s

Example :After checking low-frequency clock oscillation stability with TC4 and 3, switching to the SLOW1 mode

	SET	(SYSCR2).6	: SYSCR2 <xten> \leftarrow 1</xten>
	LD	(TC3CR), 43H	: Sets TFF3=0, source clock fs, and 16-bit mode.
	LD	(TC4CR), 05H	: Sets TFF4=0, and warm-up counter mode.
	LD	(TTREG3), 8000H	: Sets the warm-up time. (The warm-up time depends on the oscillator characteristic.)
	DI		: IMF ← 0
	SET	(EIRH). 2	: Enables the INTTC4.
	EI		: IMF ← 1
	SET	(TC4CR).3	: Starts TC4 and 3.
	:	:	
PINTTC4:	CLR	(TC4CR).3	: Stops TC4 and 3.
	SET	(SYSCR2).5	: SYSCR2 <sysck> \leftarrow 1 (Switches the system clock to the low-frequency clock.)</sysck>
	CLR	(SYSCR2).7	: SYSCR2 <xen> \leftarrow 0 (Stops the high-frequency clock.)</xen>
	RETI		
	:	:	
VINTTC4:	DW	PINTTC4	: INTTC4 vector table

10.3.9.2 High-Frequency Warm-Up Counter Mode (SLOW1 \rightarrow SLOW2 \rightarrow NORMAL2 \rightarrow NORMAL1)

In this mode, the warm-up period time from a stop of the high-frequency clock fc to the oscillation stability is obtained. Before starting the timer, set SYSCR2<XEN> to 1 to oscillate the high-frequency clock. When a match between the up-counter and the timer register (TTREG4, 3) value is detected after the timer is started by setting TC4CR<TC4S> to 1, the counter is cleared by generating the INTTC4 interrupt request. After stopping the timer in the INTTC4 interrupt service routine, clear SYSCR2<SYSCK> to 0 to switch the system clock from the low-frequency to high-frequency, and then SYSCR2<XTEN> to 0 to stop the low-frequency clock.

Table 10-9 Setting Time in High-Frequency Warm-Up Counter Mode

Minimum time (TTREG4, 3 = 0100H)	Maximum time (TTREG4, 3 = FF00H)		
16 μs	4.08 ms		

Example :After checking high-frequency clock oscillation stability with TC4 and 3, switching to the NORMAL1 mode

	SET	(SYSCR2).7	: SYSCR2 <xen> ← 1</xen>
	LD	(TC3CR), 63H	: Sets TFF3=0, source clock fs, and 16-bit mode.
	LD	(TC4CR), 05H	: Sets TFF4=0, and warm-up counter mode.
	LD	(TTREG3), 0F800H	: Sets the warm-up time. (The warm-up time depends on the oscillator characteristic.)
	DI		: IMF ← 0
	SET	(EIRH). 2	: Enables the INTTC4.
	EI		: IMF ← 1
	SET	(TC4CR).3	: Starts the TC4 and 3.
	:	:	
PINTTC4:	CLR	(TC4CR).3	: Stops the TC4 and 3.
	CLR	(SYSCR2).5	: SYSCR2 <sysck> \leftarrow 0 (Switches the system clock to the high-frequency clock.)</sysck>
	CLR	(SYSCR2).6	: SYSCR2 <xten> \leftarrow 0 (Stops the low-frequency clock.)</xten>
	RETI		
	:	:	
VINTTC4:	DW	PINTTC4	: INTTC4 vector table

11.8-Bit TimerCounter (TC5, TC6)

11.1 Configuration





Figure 11-1 8-Bit TimerCouter 5, 6

11.2 TimerCounter Control

The TimerCounter 5 is controlled by the TimerCounter 5 control register (TC5CR) and two 8-bit timer registers (TTREG5, PWREG5).


TimerCounter 5 Timer Register



Note 1: Do not change the timer register (TTREG5) setting while the timer is running.

Note 2: Do not change the timer register (PWREG5) setting in the operating mode except the 8-bit and 16-bit PWM modes while the timer is running.

TimerCounter 5 Control Register



TFF5	Time F/F5 control	0: Clear 1: Set				R/W
			NORMAL1/2,	IDLE1/2 mode	SLOW1/2	
			DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	
		000	fc/2 ¹¹	fs/2 ³	fs/2 ³	
		001	fc/27	fc/27	-	
TC5CK	Operating clock selection [Hz]	010	fc/2 ⁵	fc/2 ⁵	-	R/W
		011	fc/2 ³	fc/2 ³	-	
		100	fs	fs	fs	
		101	fc/2	fc/2	-	
		110	fc	fc	fc (Note 8)	
		111		TC5 pin input		
TC5S	TC5 start control		tion stop and counter clear tion start			R/W
TC5M	TC5M operating mode select	 8-bit timer/event counter mode 8-bit programmable divider output (PDO) mode 8-bit pulse width modulation (PWM) output mode 16-bit mode (Each mode is selectable with TC6M.) 1**: Reserved 			R/W	

Note 1: fc: High-frequency clock [Hz] fs: Low-frequency clock[Hz]

Note 2: Do not change the TC5M, TC5CK and TFF5 settings while the timer is running.


- Note 3: To stop the timer operation (TC5S= 1 \rightarrow 0), do not change the TC5M, TC5CK and TFF5 settings. To start the timer operation (TC5S= 0 \rightarrow 1), TC5M, TC5CK and TFF5 can be programmed.
- Note 4: To use the TimerCounter in the 16-bit mode, set the operating mode by programming TC6CR<TC6M>, where TC5M must be fixed to 011.
- Note 5: To use the TimerCounter in the 16-bit mode, select the source clock by programming TC5CK. Set the timer start control and timer F/F control by programming TC6CR<TC6S> and TC6CR<TFF6>, respectively.
- Note 6: The operating clock settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 11-1 and Table 11-2.

Note 7: The timer register settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 11-3.

Note 8: The operating clock fc in the SLOW or SLEEP mode can be used only as the high-frequency warm-up mode.

The TimerCounter 6 is controlled by the TimerCounter 6 control register (TC6CR) and two 8-bit timer registers (TTREG6 and PWREG6).


TimerCounter 6 Timer Register



Note 1: Do not change the timer register (TTREG6) setting while the timer is running.

Note 2: Do not change the timer register (PWREG6) setting in the operating mode except the 8-bit and 16-bit PWM modes while the timer is running.

TimerCounter 6 Control Register



TFF6	Timer F/F6 control	0: Clear 1: Set				R/W	
			NORMAL1/2, IDLE1/2 mode SLOW1/2				
			DV7CK = 0	DV7CK = 1	SLEEP1/2 mode		
		000	fc/2 ¹¹	fs/2 ³	fs/2 ³		
		001	fc/2 ⁷	fc/2 ⁷	-		
TC6CK	Operating clock selection [Hz]	010	fc/2 ⁵	fc/2 ⁵	-	R/W	
		011	fc/2 ³	fc/2 ³	-		
		100	fs	fs	fs		
		101	fc/2	fc/2	-		
		110	fc	fc	-		
		111		TC6 pin input			
TC6S	TC6 start control	0: Operati 1: Operati	on stop and counter cl on start	ear		R/W	
TC6M	TC6M operating mode select	 8-bit timer/event counter mode 8-bit programmable divider output (PDO) mode 8-bit pulse width modulation (PWM) output mode 8-bit timer/event counter mode 16-bit timer/event counter mode Warm-up counter mode 16-bit pulse width modulation (PWM) output mode 16-bit PPG mode 				R/W	

Note 1: fc: High-frequency clock [Hz] fs: Low-frequency clock [Hz]

Note 2: Do not change the TC6M, TC6CK and TFF6 settings while the timer is running.

Note 3: To stop the timer operation (TC6S= $1 \rightarrow 0$), do not change the TC6M, TC6CK and TFF6 settings.

To start the timer operation (TC6S= $0 \rightarrow 1$), TC6M, TC6CK and TFF6 can be programmed.

- Note 4: When TC6M= 1** (upper byte in the 16-bit mode), the source clock becomes the TC6 overflow signal regardless of the TC5CK setting.
- Note 5: To use the TimerCounter in the 16-bit mode, select the operating mode by programming TC6M, where TC5CR<TC5 M> must be set to 011.

- Note 6: To the TimerCounter in the 16-bit mode, select the source clock by programming TC5CR<TC5CK>. Set the timer start control and timer F/F control by programming TC6S and TFF6, respectively.
- Note 7: The operating clock settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 11-1 and Table 11-2.
- Note 8: The timer register settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 11-3.

Table 11-1 Operating Mode	and Selectable Source Clock	(NORMAL1/2 and IDLE1/2 Modes)
---------------------------	-----------------------------	-------------------------------

Operating mode	fc/2 ¹¹ or fs/2 ³	fc/2 ⁷	fc/2 ⁵	fc/2 ³	fs	fc/2	fc	TC5 pin input	TC6 pin input
8-bit timer	О	0	0	0	-	-	-	-	-
8-bit event counter	-	-	-	-	-	-	-	0	0
8-bit PDO	0	0	0	0	-	-	-	-	-
8-bit PWM	0	О	0	0	0	0	0	-	-
16-bit timer	О	0	0	0	-	-	-	-	-
16-bit event counter	-	-	_	-	-	-	-	0	-
Warm-up counter	-	-	—	-	0	-	-	-	-
16-bit PWM	О	0	0	0	0	0	0	0	-
16-bit PPG	0	0	0	0	-	-	-	0	-

Note 1: For 16-bit operations (16-bit timer/event counter, warm-up counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bit (TC5CK).

Note 2: O : Available source clock

Operating mode	fc/2 ¹¹ or fs/2 ³	fc/27	fc/2 ⁵	fc/2 ³	fs	fc/2	fc	TC5 pin input	TC6 pin input
8-bit timer	0	-	-	-	-	-	-	-	-
8-bit event counter	-	-	-	-	-	-	-	0	О
8-bit PDO	0	-	-	-	-	-	-	-	-
8-bit PWM	0	-	-	-	О	-	-	-	-
16-bit timer	0	-	_	-	-	_	_	-	-
16-bit event counter	-	-	-	-	-	-	-	0	-
Warm-up counter	-	-	-	-	-	-	0	-	-
16-bit PWM	0	-	_	-	О	_	_	О	-
16-bit PPG	0	-	-	-	-	-	-	0	-

Table 11-2 Operating Mode and Selectable Source Clock (SLOW1/2 and SLEEP1/2 Modes)

Note1: For 16-bit operations (16-bit timer/event counter, warm-up counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bit (TC5CK).

Note2: O : Available source clock

Table 11-3 Constraints on Register Values Being Compared

Operating mode	Register Value		
8-bit timer/event counter	1≤ (TTREGn) ≤255		
8-bit PDO	1≤ (TTREGn) ≤255		
8-bit PWM	2≤ (PWREGn) ≤254		
16-bit timer/event counter	1≤ (TTREG6, 5) ≤65535		
Warm-up counter	256≤ (TTREG6, 5) ≤65535		
16-bit PWM	2≤ (PWREG6, 5) ≤65534		
16-bit PPG	1≤ (PWREG6, 5) < (TTREG6, 5) ≤65535 and (PWREG6, 5) + 1 < (TTREG6, 5)		

Note: n = 5 to 6

11.3 Function

The TimerCounter 5 and 6 have the 8-bit timer, 8-bit event counter, 8-bit programmable divider output (PDO), 8bit pulse width modulation (PWM) output modes. The TimerCounter 5 and 6 (TC5, 6) are cascadable to form a 16bit timer. The 16-bit timer has the operating modes such as the 16-bit timer, 16-bit event counter, warm-up counter, 16-bit pulse width modulation (PWM) output and 16-bit programmable pulse generation (PPG) modes.

11.3.1 8-Bit Timer Mode (TC5 and 6)

In the timer mode, the up-counter counts up using the internal clock. When a match between the up-counter and the timer register j (TTREGj) value is detected, an INTTCj interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting.

Note 1: In the timer mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj and PPGj pins may output pulses.

Note 2: In the timer mode, do not change the TTREGj setting while the timer is running. Since TTREGj is not in the shift register configuration in the timer mode, the new value programmed in TTREGj is in effect immediately after the programming. Therefore, if TTREGi is changed while the timer is running, an expected operation may not be obtained.


Note 3: j = 5, 6

Table 11-4 Source Clock for TimerCounter 5, 6 (Internal Clock)

	Source Clock		Resc	olution	Repeated Cycle		
NORMAL1/2,	NORMAL1/2, IDLE1/2 mode						
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz	
fc/2 ¹¹ [Hz]	fs/2 ³ [Hz]	fs/2 ³ [Hz]	128 μs	244.14 μs	32.6 ms	62.3 ms	
fc/2 ⁷	fc/2 ⁷	-	8 µs	-	2.0 ms	-	
fc/2 ⁵	fc/2 ⁵	-	2 µs	-	510 μs	-	
fc/2 ³	fc/2 ³	-	500 ns	-	127.5 μs	-	

Example :Setting the timer mode with source clock $fc/2^7$ Hz and generating an interrupt 80 µs later (TimerCounter6, fc = 16.0 MHz)

LD	(TTREG6), 0AH	: Sets the timer register (80 μ s÷2 ⁷ /fc = 0AH).
DI		
SET	(EIRE). 2	: Enables INTTC6 interrupt.
EI		
LD	(TC6CR), 00010000B	: Sets the operating cock to $\ensuremath{\mbox{fc}/\mbox{2}^7}\xspace$, and 8-bit timer mode.
LD	(TC6CR), 00011000B	: Starts TC6.





11.3.2 8-Bit Event Counter Mode (TC5, 6)

In the 8-bit event counter mode, the up-counter counts up at the falling edge of the input pulse to the TCj pin. When a match between the up-counter and the TTREGj value is detected, an INTTCj interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting at the falling edge of the input pulse to the TCj pin. Two machine cycles are required for the low- or high-level pulse input to the TCj pin. Therefore, a maximum frequency to be supplied is $fc/2^4$ Hz in the NORMAL1/2 or IDLE1/2 mode, and $fs/2^4$ Hz in the SLOW1/2 or SLEEP1/2 mode.

Note 1: In the event counter mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj and PPGj pins may output pulses.

Note 2: In the event counter mode, do not change the TTREGj setting while the timer is running. Since TTREGj is not in the shift register configuration in the event counter mode, the new value programmed in TTREGj is in effect immediately after the programming. Therefore, if TTREGi is changed while the timer is running, an expected operation may not be obtained.






Figure 11-3 8-Bit Event Counter Mode Timing Chart (TC6)

11.3.3 8-Bit Programmable Divider Output (PDO) Mode (TC5, 6)

This mode is used to generate a pulse with a 50% duty cycle from the \overline{PDOj} pin.

In the PDO mode, the up-counter counts up using the internal clock. When a match between the up-counter and the TTREGj value is detected, the logic level output from the \overline{PDOj} pin is switched to the opposite state and the up-counter is cleared. The INTTCj interrupt request is generated at the time. The logic state opposite to the timer F/Fj logic level is output from the \overline{PDOj} pin. An arbitrary value can be set to the timer F/Fj by TCjCR<TFFj>. Upon reset, the timer F/Fj value is initialized to 0.


To use the programmable divider output, set the output latch of the I/O port to 1.

Example :Generating 1024 Hz pulse using TC6 (fc = 16.0 MHz)

	Setting port	
LD	(TTREG6), 3DH	: 1/1024÷2 ⁷ /fc÷2 = 3DH
LD	(TC6CR), 00010001B	: Sets the operating clock to $fc/2^7$, and 8-bit PDO mode.
LD	(TC6CR), 00011001B	: Starts TC6.

- Note 1: In the programmable divider output mode, do not change the TTREGj setting while the timer is running. Since TTREGj is not in the shift register configuration in the programmable divider output mode, the new value programmed in TTREGj is in effect immediately after programming. Therefore, if TTREGi is changed while the timer is running, an expected operation may not be obtained.
- Note 2: When the timer is stopped during PDO output, the PDOj pin holds the output status when the timer is stopped. To change the output status, program TCjCR<TFFj> after the timer is stopped. Do not change the TCjCR<TFFj> setting upon stopping of the timer. Example: Fixing the PDOj pin to the high level when the TimerCounter is stopped CLR (TCjCR).3: Stops the timer. CLR (TCjCR).7: Sets the PDOj pin to the high level.

Note 3: j = 5, 6



11.3.4 8-Bit Pulse Width Modulation (PWM) Output Mode (TC5, 6)

This mode is used to generate a pulse-width modulated (PWM) signals with up to 8 bits of resolution. The up-counter counts up using the internal clock.

When a match between the up-counter and the PWREGj value is detected, the logic level output from the timer F/Fj is switched to the opposite state. The counter continues counting. The logic level output from the timer F/Fj is switched to the opposite state again by the up-counter overflow, and the counter is cleared. The INTTCj interrupt request is generated at this time.

Since the initial value can be set to the timer F/Fj by TCjCR<TFFj>, positive and negative pulses can be generated. Upon reset, the timer F/Fj is cleared to 0.

(The logic level output from the PWMj pin is the opposite to the timer F/Fj logic level.)

Since PWREGj in the PWM mode is serially connected to the shift register, the value set to PWREGj can be changed while the timer is running. The value set to PWREGj during a run of the timer is shifted by the INTTCj interrupt request and loaded into PWREGj. While the timer is stopped, the value is shifted immediately after the programming of PWREGj. If executing the read instruction to PWREGj during PWM output, the value in the shift register is read, but not the value set in PWREGj. Therefore, after writing to PWREGj, the reading data of PWREGj is previous value until INTTCj is generated.

For the pin used for PWM output, the output latch of the I/O port must be set to 1.

- Note 1: In the PWM mode, program the timer register PWREGj immediately after the INTTCj interrupt request is generated (normally in the INTTCj interrupt service routine.) If the programming of PWREGj and the interrupt request occur at the same time, an unstable value is shifted, that may result in generation of the pulse different from the programmed value until the next INTTCj interrupt request is generated.
- Note 2: When the timer is stopped during PWM output, the PWMj pin holds the output status when the timer is stopped. To change the output status, program TCjCR<TFFj> after the timer is stopped. Do not change the TCjCR<TFFj> upon stopping of the timer.

Example: Fixing the \overline{PWMj} pin to the high level when the TimerCounter is stopped CLR (TCjCR).3: Stops the timer. CLR (TCjCR).7: Sets the \overline{PWMj} pin to the high level.

- Note 3: To enter the STOP mode during PWM output, stop the timer and then enter the STOP mode. If the STOP mode is entered without stopping the timer when fc, fc/2 or fs is selected as the source clock, a pulse is output from the PWMj pin during the warm-up period time after exiting the STOP mode.
- Note 4: j = 5, 6

	Source Clock			Resolution		Repeated Cycle	
NORMAL1/2,	NORMAL1/2, IDLE1/2 mode SLOW1/2,						
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz	
fc/2 ¹¹ [Hz]	fs/2 ³ [Hz]	fs/2 ³ [Hz]	128 μs	244.14 μs	32.8 ms	62.5 ms	
fc/2 ⁷	fc/2 ⁷	_	8 µs	-	2.05 ms	_	
fc/2 ⁵	fc/2 ⁵	-	2 μs	-	512 μs	-	
fc/2 ³	fc/2 ³	-	500 ns	-	128 μs	-	
fs	fs	fs	30.5 μs	30.5 μs	7.81 ms	7.81 ms	
fc/2	fc/2	-	125 ns	-	32 µs	-	
fc	fc	-	62.5 ns	-	16 μs	-	

Table 11-5 PWM Output Mode




Figure 11-5 8-Bit PWM Mode Timing Chart (TC6)

11.3.5 16-Bit Timer Mode (TC5 and 6)

In the timer mode, the up-counter counts up using the internal clock. The TimerCounter 5 and 6 are cascadable to form a 16-bit timer.

When a match between the up-counter and the timer register (TTREG5, TTREG6) value is detected after the timer is started by setting TC6CR<TC6S> to 1, an INTTC6 interrupt is generated and the up-counter is cleared. After being cleared, the up-counter continues counting. Program the upper byte and lower byte in this order in the timer register. (Programming only the upper or lower byte should not be attempted.)

Note 1: In the timer mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj, and PPGj pins may output a pulse.

Note 2: In the timer mode, do not change the TTREGj setting while the timer is running. Since TTREGj is not in the shift register configuration in the timer mode, the new value programmed in TTREGj is in effect immediately after programming of TTREGj. Therefore, if TTREGj is changed while the timer is running, an expected operation may not be obtained.

Note 3: j = 5, 6

Table 11-6 Source Clock for 16-Bit Timer Mode

Source Clock			Resolution		Repeated Cycle	
NORMAL1/2, IDLE1/2 mode		SLOW1/2,				
DV7CK = 0	DV7CK = 1	SLEEP1/2 fc = 16 MHz mode		fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz
fc/2 ¹¹	fs/2 ³	fs/2 ³	128 μs	244.14 μs	8.39 s	16 s
fc/2 ⁷	fc/2 ⁷	-	8 µs	-	524.3 ms	-
fc/2 ⁵	fc/2 ⁵	-	2 μs	-	131.1 ms	-
fc/2 ³	fc/2 ³	-	500 ns	-	32.8 ms	-

Example :Setting the timer mode with source clock $fc/2^7$ Hz, and generating an interrupt 300 ms later (fc = 16.0 MHz)

LDW	(TTREG5), 927CH	: Sets the timer register (300 ms \div 2 ⁷ /fc = 927CH).
DI		
SET	(EIRE). 2	: Enables INTTC6 interrupt.
EI		
LD	(TC5CR), 13H	:Sets the operating cock to $fc/2^7$, and 16-bit timer mode (lower byte).
LD	(TC6CR), 04H	: Sets the 16-bit timer mode (upper byte).
LD	(TC6CR), 0CH	: Starts the timer.




Figure 11-6 16-Bit Timer Mode Timing Chart (TC5 and TC6)

11.3.6 16-Bit Event Counter Mode (TC5 and 6)

In the event counter mode, the up-counter counts up at the falling edge to the TC5 pin. The TimerCounter 5 and 6 are cascadable to form a 16-bit event counter.

When a match between the up-counter and the timer register (TTREG5, TTREG6) value is detected after the timer is started by setting TC6CR<TC6S> to 1, an INTTC6 interrupt is generated and the up-counter is cleared.

After being cleared, the up-counter restarts counting at the falling edge of the input pulse to the TC5 pin. Two machine cycles are required for the low- or high-level pulse input to the TC5 pin.

Therefore, a maximum frequency to be supplied is $fc/2^4$ Hz in the NORMAL1 or IDLE1 mode, and $fs/2^4$ in the SLOW1/2 or SLEEP1/2 mode. Program the lower byte (TTREG5), and upper byte (TTREG6) in this order in the timer register. (Programming only the upper or lower byte should not be attempted.)

Note 1: In the event counter mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj and PPGj pins may output pulses.

Note 2: In the event counter mode, do not change the TTREGj setting while the timer is running. Since TTREGj is not in the shift register configuration in the event counter mode, the new value programmed in TTREGj is in effect immediately after the programming. Therefore, if TTREGj is changed while the timer is running, an expected operation may not be obtained.

Note 3: j = 5, 6

11.3.7 16-Bit Pulse Width Modulation (PWM) Output Mode (TC5 and 6)

This mode is used to generate a pulse-width modulated (PWM) signals with up to 16 bits of resolution. The TimerCounter 5 and 6 are cascadable to form the 16-bit PWM signal generator.

The counter counts up using the internal clock or external clock.

When a match between the up-counter and the timer register (PWREG5, PWREG6) value is detected, the logic level output from the timer F/F6 is switched to the opposite state. The counter continues counting. The logic level output from the timer F/F6 is switched to the opposite state again by the counter overflow, and the counter is cleared. The INTTC6 interrupt is generated at this time.

Two machine cycles are required for the high- or low-level pulse input to the TC5 pin. Therefore, a maximum frequency to be supplied is $fc/2^4$ Hz in the NORMAL1 or IDLE1 mode, and $fs/2^4$ to in the SLOW1/2 or SLEEP1/2 mode.

Since the initial value can be set to the timer F/F6 by TC6CR<TFF6>, positive and negative pulses can be generated. Upon reset, the timer F/F6 is cleared to 0.

(The logic level output from the $\overline{PWM6}$ pin is the opposite to the timer F/F6 logic level.)

Since PWREG6 and 5 in the PWM mode are serially connected to the shift register, the values set to PWREG6 and 5 can be changed while the timer is running. The values set to PWREG6 and 5 during a run of the timer are shifted by the INTTCj interrupt request and loaded into PWREG6 and 5. While the timer is stopped, the values are shifted immediately after the programming of PWREG6 and 5. Set the lower byte (PWREG5) and upper byte (PWREG5) in this order to program PWREG6 and 5. (Programming only the lower or upper byte of the register should not be attempted.)

If executing the read instruction to PWREG6 and 5 during PWM output, the values set in the shift register is read, but not the values set in PWREG6 and 5. Therefore, after writing to the PWREG6 and 5, reading data of PWREG6 and 5 is previous value until INTTC6 is generated.

For the pin used for PWM output, the output latch of the I/O port must be set to 1.

- Note 1: In the PWM mode, program the timer register PWREG6 and 5 immediately after the INTTC6 interrupt request is generated (normally in the INTTC6 interrupt service routine.) If the programming of PWREG and the interrupt request occur at the same time, an unstable value is shifted, that may result in generation of pulse different from the programmed value until the next INTTC6 interrupt request is generated.
- Note 2: When the timer is stopped during PWM output, the PWM6 pin holds the output status when the timer is stopped. To change the output status, program TC6CR<TFF6> after the timer is stopped. Do not program TC6CR<TFF6> upon stopping of the timer. Example: Fixing the PWM6 pin to the high level when the TimerCounter is stopped

CLR (TC6CR).3: Stops the timer.

CLR (TC6CR).7 : Sets the PWM6 pin to the high level.

Note 3: To enter the STOP mode, stop the timer and then enter the STOP mode. If the STOP mode is entered without stopping of the timer when fc, fc/2 or fs is selected as the source clock, a pulse is output from the PWM6 pin during the warm-up period time after exiting the STOP mode.

Source Clock		Resolution		Repeated Cycle		
NORMAL1/2,	NORMAL1/2, IDLE1/2 mode SLOW1/2,					
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz
fc/2 ¹¹	fs/2 ³ [Hz]	fs/2 ³ [Hz]	128 μs	244.14 μs	8.39 s	16 s
fc/2 ⁷	fc/2 ⁷	-	8 µs	-	524.3 ms	-
fc/2 ⁵	fc/2 ⁵	-	2 μs	-	131.1 ms	-
fc/2 ³	fc/2 ³	-	500ns	-	32.8 ms	-
fs	fs	fs	30.5 μs	30.5 μs	2 s	2 s
fc/2	fc/2	-	125 ns	-	8.2 ms	-
fc	fc	-	62.5 ns	-	4.1 ms	_

Table 11-7 16-Bit PWM Output Mode

Example :Generating a pulse with 1-ms high-level width and a period of 32.768 ms (fc = 16.0 MHz)

	Setting ports	
LDW	(PWREG5), 07D0H	: Sets the pulse width.
LD	(TC5CR), 33H	: Sets the operating clock to fc/2 ³ , and 16-bit PWM output mode (lower byte).
LD	(TC6CR), 056H	: Sets TFF6 to the initial value 0, and 16-bit PWM signal generation mode (upper byte).
LD	(TC6CR), 05EH	: Starts the timer.




Figure 11-7 16-Bit PWM Mode Timing Chart (TC5 and TC6)

11.3.8 16-Bit Programmable Pulse Generate (PPG) Output Mode (TC5 and 6)

This mode is used to generate pulses with up to 16-bits of resolution. The timer counter 5 and 6 are cascadable to enter the 16-bit PPG mode.

The counter counts up using the internal clock or external clock. When a match between the up-counter and the timer register (PWREG5, PWREG6) value is detected, the logic level output from the timer F/F6 is switched to the opposite state. The counter continues counting. The logic level output from the timer F/F6 is switched to the opposite state again when a match between the up-counter and the timer register (TTREG5, TTREG6) value is detected, and the counter is cleared. The INTTC6 interrupt is generated at this time.

Two machine cycles are required for the high- or low-level pulse input to the TC5 pin. Therefore, a maximum frequency to be supplied is $fc/2^4$ Hz in the NORMAL1 or IDLE1 mode, and $fc/2^4$ to in the SLOW1/2 or SLEEP1/2 mode.

Since the initial value can be set to the timer F/F6 by TC6CR<TFF6>, positive and negative pulses can be generated. Upon reset, the timer F/F6 is cleared to 0.

(The logic level output from the $\overline{PPG6}$ pin is the opposite to the timer F/F6.)

Set the lower byte and upper byte in this order to program the timer register. (TTREG5 \rightarrow TTREG6, PWREG5 \rightarrow PWREG6) (Programming only the upper or lower byte should not be attempted.)

For PPG output, set the output latch of the I/O port to 1.

Example :Generating a pulse with 1-ms high-level width and a period of 16.385 ms (fc = 16.0 MHz)

	Setting ports	
LDW	(PWREG5), 07D0H	: Sets the pulse width.
LDW	(TTREG5), 8002H	: Sets the cycle period.
LD	(TC5CR), 33H	: Sets the operating clock to fc/2 ³ , and16-bit PPG mode (lower byte).
LD	(TC6CR), 057H	: Sets TFF6 to the initial value 0, and 16-bit PPG mode (upper byte).
LD	(TC6CR), 05FH	: Starts the timer.

Note 1: In the PPG mode, do not change the PWREGi and TTREGi settings while the timer is running. Since PWREGi and TTREGi are not in the shift register configuration in the PPG mode, the new values programmed in PWREGi and TTREGi are in effect immediately after programming PWREGi and TTREGi. Therefore, if PWREGi and TTREGi are changed while the timer is running, an expected operation may not be obtained.

Note 2: When the timer is stopped during PPG output, the PPG6 pin holds the output status when the timer is stopped. To change the output status, program TC6CR<TFF6> after the timer is stopped. Do not change TC6CR<TFF6> upon stopping of the timer.

Example: Fixing the PPG6 pin to the high level when the TimerCounter is stopped CLR (TC6CR).3: Stops the timer

CLR (TC6CR).7: Sets the PPG6 pin to the high level

Note 3: i = 5, 6




Figure 11-8 16-Bit PPG Mode Timing Chart (TC5 and TC60)

11.3.9 Warm-Up Counter Mode

In this mode, the warm-up period time is obtained to assure oscillation stability when the system clocking is switched between the high-frequency and low-frequency. The timer counter 5 and 6 are cascadable to form a 16-bit TimerCouter. The warm-up counter mode has two types of mode; switching from the high-frequency to low-frequency, and vice-versa.

- Note 1: In the warm-up counter mode, fix TCiCR<TFFi> to 0. If not fixed, the PDOi, PWMi and PPGi pins may output pulses.
- Note 2: In the warm-up counter mode, only upper 8 bits of the timer register TTREG6 and 5 are used for match detection and lower 8 bits are not used.

Note 3: i = 5, 6

11.3.9.1 Low-Frequency Warm-up Counter Mode (NORMAL1 \rightarrow NORMAL2 \rightarrow SLOW2 \rightarrow SLOW1)

In this mode, the warm-up period time from a stop of the low-frequency clock fs to oscillation stability is obtained. Before starting the timer, set SYSCR2<XTEN> to 1 to oscillate the low-frequency clock. When a match between the up-counter and the timer register (TTREG6, 5) value is detected after the timer is started by setting TC6CR<TC6S> to 1, the counter is cleared by generating the INTTC6 interrupt request. After stopping the timer in the INTTC6 interrupt service routine, set SYSCR2<SYSCK> to 1 to switch the system clock from the high-frequency to low-frequency, and then clear of SYSCR2<XTEN> to 0 to stop the high-frequency clock.

Table 11-8 Setting Time of Low-Frequency Warm-Up Counter Mode (fs = 32.768 kHz)

Maximum Time Setting	Maximum Time Setting
(TTREG6, 5 = 0100H)	(TTREG6, 5 = FF00H)
7.81 ms	1.99 s

Example :After checking low-frequency clock oscillation stability with TC6 and 5, switching to the SLOW1 mode

	SET	(SYSCR2).6	: SYSCR2 <xten> ← 1</xten>
	LD	(TC5CR), 43H	: Sets TFF5=0, source clock fs, and 16-bit mode.
	LD	(TC6CR), 05H	: Sets TFF6=0, and warm-up counter mode.
	LD	(TTREG5), 8000H	: Sets the warm-up time. (The warm-up time depends on the oscillator characteristic.)
	DI		: IMF ← 0
	SET	(EIRE). 2	: Enables the INTTC6.
	EI		: IMF ← 1
	SET	(TC6CR).3	: Starts TC6 and 5.
	:	:	
PINTTC6:	CLR	(TC6CR).3	: Stops TC6 and 5.
	SET	(SYSCR2).5	: SYSCR2 <sysck> \leftarrow 1 (Switches the system clock to the low-frequency clock.)</sysck>
	CLR	(SYSCR2).7	: SYSCR2 <xen> \leftarrow 0 (Stops the high-frequency clock.)</xen>
	RETI		
	:	:	
VINTTC6:	DW	PINTTC6	: INTTC6 vector table

11.3.9.2 High-Frequency Warm-Up Counter Mode (SLOW1 \rightarrow SLOW2 \rightarrow NORMAL2 \rightarrow NORMAL1)

In this mode, the warm-up period time from a stop of the high-frequency clock fc to the oscillation stability is obtained. Before starting the timer, set SYSCR2<XEN> to 1 to oscillate the high-frequency clock. When a match between the up-counter and the timer register (TTREG6, 5) value is detected after the timer is started by setting TC6CR<TC6S> to 1, the counter is cleared by generating the INTTC6 interrupt request. After stopping the timer in the INTTC6 interrupt service routine, clear SYSCR2<SYSCK> to 0 to switch the system clock from the low-frequency to high-frequency, and then SYSCR2<XTEN> to 0 to stop the low-frequency clock.

Table 11-9 Setting Time in High-Frequency Warm-Up Counter Mode

Minimum time (TTREG6, 5 = 0100H)	Maximum time (TTREG6, 5 = FF00H)
16 μs	4.08 ms

Example :After checking high-frequency clock oscillation stability with TC6 and 5, switching to the NORMAL1 mode

	SET	(SYSCR2).7	: SYSCR2 <xen> \leftarrow 1</xen>
	LD	(TC5CR), 63H	: Sets TFF5=0, source clock fs, and 16-bit mode.
	LD	(TC6CR), 05H	: Sets TFF6=0, and warm-up counter mode.
	LD	(TTREG5), 0F800H	: Sets the warm-up time. (The warm-up time depends on the oscillator characteristic.)
	DI		$: IMF \leftarrow 0$
	SET	(EIRE). 2	: Enables the INTTC6.
	EI		: IMF ← 1
	SET	(TC6CR).3	: Starts the TC6 and 5.
	:	:	
PINTTC6:	CLR	(TC6CR).3	: Stops the TC6 and 5.
	CLR	(SYSCR2).5	: SYSCR2 <sysck> \leftarrow 0 (Switches the system clock to the high-frequency clock.)</sysck>
	CLR	(SYSCR2).6	: SYSCR2 <xten> \leftarrow 0 (Stops the low-frequency clock.)</xten>
	RETI		
	:	:	
VINTTC6:	DW	PINTTC6	: INTTC6 vector table

12. Asynchronous Serial interface (UART1)

12.1 Configuration




Figure 12-1 UART1 (Asynchronous Serial Interface)

12.2 Control

UART1 is controlled by the UART1 Control Registers (UART1CR1, UART1CR2). The operating status can be monitored using the UART status register (UART1SR).

UART1 Control Register1

7 6 5 UART1CR1 4 3 2 1 0 (0F95H) RXE STBT EVEN PE BRG TXE (Initial value: 0000 0000)


TXE	Transfer operation	0: Disable 1: Enable	
RXE	Receive operation	0: Disable 1: Enable	
STBT	Transmit stop bit length	0: 1 bit 1: 2 bits	
EVEN	Even-numbered parity	0: Odd-numbered parity 1: Even-numbered parity	10/-14-
PE	Parity addition	0: No parity 1: Parity	Write only
BRG	Transmit clock select	000: fc/13 [Hz] 001: fc/26 010: fc/52 011: fc/104 100: fc/208 101: fc/416 110: TC3 (Input INTTC3) 111: fc/96	

Note 1: When operations are disabled by setting TXE and RXE bit to "0", the setting becomes valid when data transmit or receive complete. When the transmit data is stored in the transmit data buffer, the data are not transmitted. Even if data transmit is enabled, until new data are written to the transmit data buffer, the current data are not transmitted.

Note 2: The transmit clock and the parity are common to transmit and receive.

Note 3: UART1CR1<RXE> and UART1CR1<TXE> should be set to "0" before UART1CR1<BRG> is changed.

UART1 Control Register2



	RXDNC	Selection of RXD input noise rejectio time	00: 01: 10: 11:	No noise rejection (Hysteresis input) Rejects pulses shorter than 31/fc [s] as noise Rejects pulses shorter than 63/fc [s] as noise Rejects pulses shorter than 127/fc [s] as noise	Write only
;	STOPBR	Receive stop bit length	0: 1:	1 bit 2 bits	

Note: When UART1CR2<RXDNC> = "01", pulses longer than 96/fc [s] are always regarded as signals; when UART1CR2<RXDNC> = "10", longer than 192/fc [s]; and when UART1CR2<RXDNC> = "11", longer than 384/fc [s].


UART1 Status Register

UART1SR	7	6	5	4	3	2	1	0	
(0F95H)	PERR	FERR	OERR	RBFL	TEND	TBEP			(Initial value: 0000 11**)


PERR	Parity error flag	0: No parity error 1: Parity error	
FERR	Framing error flag	0: No framing error 1: Framing error]
OERR	Overrun error flag	0: No overrun error 1: Overrun error	Read
RBFL	Receive data buffer full flag	0: Receive data buffer empty1: Receive data buffer full	only
TEND	Transmit end flag	0: On transmitting 1: Transmit end	
TBEP	Transmit data buffer empty flag	0: Transmit data buffer full (Transmit data writing is finished)1: Transmit data buffer empty	

Note: When an INTTXD is generated, TBEP flag is set to "1" automatically.

UART1 Receive Data Buffer



UART1 Transmit Data Buffer



12.3 Transfer Data Format

In UART1, an one-bit start bit (Low level), stop bit (Bit length selectable at high level, by UART1CR1<STBT>), and parity (Select parity in UART1CR1<PE>; even- or odd-numbered parity by UART1CR1<EVEN>) are added to the transfer data. The transfer data formats are shown as follows.

PE	STBT	Frame Length 1 2 3 8 9 10 11 12
0	0	Start Bit 0 Bit 1 X X Bit 6 Bit 7 Stop 1
0	1	Start Bit 0 Bit 1 X X Bit 6 Bit 7 Stop 1 Stop 2
1	0	Start Bit 0 Bit 1 X X Bit 6 Bit 7 Parity Stop 1
1	1	Start Bit 0 Bit 1 X X Bit 6 Bit 7 Parity Stop 1 Stop 2

Figure 12-2 Transfer Data Format




Figure 12-3 Caution on Changing Transfer Data Format

Note: In order to switch the transfer data format, perform transmit operations in the above Figure 12-3 sequence except for the initial setting.

12.4 Transfer Rate

The baud rate of UART1 is set of UART1CR1<BRG>. The example of the baud rate are shown as follows.

BRG	Source Clock							
BRG	16 MHz	8 MHz	4 MHz					
000	76800 [baud]	38400 [baud]	19200 [baud]					
001	38400	19200	9600					
010	19200	9600	4800					
011	9600	4800	2400					
100	4800	2400	1200					
101	2400	1200	600					

 Table 12-1
 Transfer Rate (Example)

When TC3 is used as the UART1 transfer rate (when UART1CR1<BRG> = "110"), the transfer clock and transfer rate are determined as follows:

Transfer clock [Hz] = TC3 source clock [Hz] / TTREG3 setting value

Transfer Rate [baud] = Transfer clock [Hz] / 16

12.5 Data Sampling Method

The UART1 receiver keeps sampling input using the clock selected by UART1CR1<BRG> until a start bit is detected in RXD1 pin input. RT clock starts detecting "L" level of the RXD1 pin. Once a start bit is detected, the start bit, data bits, stop bit(s), and parity bit are sampled at three times of RT7, RT8, and RT9 during one receiver clock interval (RT clock). (RT0 is the position where the bit supposedly starts.) Bit is determined according to majority rule (The data are the same twice or more out of three samplings).




Figure 12-4 Data Sampling Method

12.6 STOP Bit Length

Select a transmit stop bit length (1 bit or 2 bits) by UART1CR1<STBT>.

12.7 Parity

Set parity / no parity by UART1CR1<PE> and set parity type (Odd- or Even-numbered) by UART1CR1<EVEN>.

12.8 Transmit/Receive Operation

12.8.1 Data Transmit Operation

Set UART1CR1<TXE> to "1". Read UART1SR to check UART1SR<TBEP> = "1", then write data in TD1BUF (Transmit data buffer). Writing data in TD1BUF zero-clears UART1SR<TBEP>, transfers the data to the transmit shift register and the data are sequentially output from the TXD1 pin. The data output include a one-bit start bit, stop bits whose number is specified in UART1CR1<STBT> and a parity bit if parity addition is specified. Select the data transfer baud rate using UART1CR1<BRG>. When data transmit starts, transmit buffer empty flag UART1SR<TBEP> is set to "1" and an INTTXD1 interrupt is generated.

While UART1CR1<TXE> = "0" and from when "1" is written to UART1CR1<TXE> to when send data are written to TD1BUF, the TXD1 pin is fixed at high level.

When transmitting data, first read UART1SR, then write data in TD1BUF. Otherwise, UART1SR<TBEP> is not zero-cleared and transmit does not start.

12.8.2 Data Receive Operation

Set UART1CR1<RXE> to "1". When data are received via the RXD1 pin, the receive data are transferred to RD1BUF (Receive data buffer). At this time, the data transmitted includes a start bit and stop bit(s) and a parity bit if parity addition is specified. When stop bit(s) are received, data only are extracted and transferred to RD1BUF (Receive data buffer). Then the receive buffer full flag UART1SR<RBFL> is set and an INTRXD1 interrupt is generated. Select the data transfer baud rate using UART1CR1<BRG>.

If an overrun error (OERR) occurs when data are received, the data are not transferred to RD1BUF (Receive data buffer) but discarded; data in the RD1BUF are not affected.

Note: When a receive operation is disabled by setting UART1CR1<RXE> bit to "0", the setting becomes valid when data receive is completed. However, if a framing error occurs in data receive, the receive-disabling setting may not become valid. If a framing error occurs, be sure to perform a re-receive operation.

12.9 Status Flag

12.9.1 Parity Error

When parity determined using the receive data bits differs from the received parity bit, the parity error flag UART1SR<PERR> is set to "1". The UART1SR<PERR> is cleared to "0" when the RD1BUF is read after reading the UART1SR.






Figure 12-5 Generation of Parity Error

12.9.2 Framing Error

When "0" is sampled as the stop bit in the receive data, framing error flag UART1SR<FERR> is set to "1". The UART1SR<FERR> is cleared to "0" when the RD1BUF is read after reading the UART1SR.






12.9.3 Overrun Error

When all bits in the next data are received while unread data are still in RD1BUF, overrun error flag UART1SR<OERR> is set to "1". In this case, the receive data is discarded; data in RD1BUF are not affected. The UART1SR<OERR> is cleared to "0" when the RD1BUF is read after reading the UART1SR.

UART1SR <rbfl></rbfl>		
RXD1 pin	Final bit Stop	
Shift register	xxx0** Xxxx0*	
RD1BUF	уууу	_; ¥
UART1SR <oerr></oerr>		After reading UART1SR then RD1BUF clears OERR.
INTRXD1 interrupt		<u>́л</u>



Note: Receive operations are disabled until the overrun error flag UART1SR<OERR> is cleared.

12.9.4 Receive Data Buffer Full

Loading the received data in RD1BUF sets receive data buffer full flag UART1SR<RBFL> to "1". The UART1SR<RBFL> is cleared to "0" when the RD1BUF is read after reading the UART1SR.


RXD1 pin	X	Final bit	Stop		
Shift register	xxx0**		xxxx0*		xxx0
RD1BUF	уууу				XXX
UART1SR <rbfl></rbfl>					After reading UART1SR then RD1BUF clears RBFL.
INTRXD1 interrupt				_`\	

Figure 12-8	Generation	of Receive	Data	Buffer F	ull
-------------	------------	------------	------	----------	-----

Note: If the overrun error flag UART1SR<OERR> is set during the period between reading the UART1SR and reading the RD1BUF, it cannot be cleared by only reading the RD1BUF. Therefore, after reading the RD1BUF, read the UART1SR again to check whether or not the overrun error flag which should have been cleared still remains set.

12.9.5 Transmit Data Buffer Empty

When no data is in the transmit buffer TD1BUF, UART1SR<TBEP> is set to "1", that is, when data in TD1BUF are transferred to the transmit shift register and data transmit starts, transmit data buffer empty flag UART1SR<TBEP> is set to "1". The UART1SR<TBEP> is cleared to "0" when the TD1BUF is written after reading the UART1SR.





12.9.6 Transmit End Flag

When data are transmitted and no data is in TD1BUF (UART1SR<TBEP> = "1"), transmit end flag UART1SR<TEND> is set to "1". The UART1SR<TEND> is cleared to "0" when the data transmit is stated after writing the TD1BUF.




Figure 12-10 Generation of Transmit End Flag and Transmit Data Buffer Empty

13. Asynchronous Serial interface (UART2)

13.1 Configuration




Figure 13-1 UART2 (Asynchronous Serial Interface)

13.2 Control

UART2 is controlled by the UART2 Control Registers (UART2CR1, UART2CR2). The operating status can be monitored using the UART status register (UART2SR).

UART2 Control Register1

7 6 5 UART2CR1 4 3 2 1 0 (0F98H) RXE STBT EVEN PE BRG TXE (Initial value: 0000 0000)


TXE	Transfer operation	0: Disable 1: Enable	
RXE	Receive operation	0: Disable 1: Enable	
STBT	Transmit stop bit length	0: 1 bit 1: 2 bits	
EVEN	Even-numbered parity	 Odd-numbered parity Even-numbered parity 	10/-:4-
PE	Parity addition	0: No parity 1: Parity	Write only
BRG	Transmit clock select	000: fc/13 [Hz] 001: fc/26 010: fc/52 011: fc/104 100: fc/208 101: fc/416 110: TC5 (Input INTTC5) 111: fc/96	

Note 1: When operations are disabled by setting TXE and RXE bit to "0", the setting becomes valid when data transmit or receive complete. When the transmit data is stored in the transmit data buffer, the data are not transmitted. Even if data transmit is enabled, until new data are written to the transmit data buffer, the current data are not transmitted.

Note 2: The transmit clock and the parity are common to transmit and receive.

Note 3: UART2CR1<RXE> and UART2CR1<TXE> should be set to "0" before UART2CR1<BRG> is changed.

UART2 Control Register2



	RXDNC	Selection of RXD input noise rejectio time	00: 01: 10: 11:	No noise rejection (Hysteresis input) Rejects pulses shorter than 31/fc [s] as noise Rejects pulses shorter than 63/fc [s] as noise Rejects pulses shorter than 127/fc [s] as noise	Write only
;	STOPBR	Receive stop bit length	0: 1:	1 bit 2 bits	

Note: When UART2CR2<RXDNC> = "01", pulses longer than 96/fc [s] are always regarded as signals; when UART2CR2<RXDNC> = "10", longer than 192/fc [s]; and when UART2CR2<RXDNC> = "11", longer than 384/fc [s].


UART2 Status Register

UART2SR	7	6	5	4	3	2	1	0	
(0F98H)	PERR	FERR	OERR	RBFL	TEND	TBEP			(Initial value: 0000 11**)

PERR	Parity error flag	0: No parity error 1: Parity error	
FERR	Framing error flag	0: No framing error 1: Framing error	
OERR	Overrun error flag	0: No overrun error 1: Overrun error	Read
RBFL	Receive data buffer full flag	0: Receive data buffer empty1: Receive data buffer full	only
TEND	Transmit end flag	0: On transmitting 1: Transmit end	
TBEP	Transmit data buffer empty flag	0: Transmit data buffer full (Transmit data writing is finished)1: Transmit data buffer empty	

Note: When an INTTXD is generated, TBEP flag is set to "1" automatically.

UART2 Receive Data Buffer



UART2 Transmit Data Buffer

TD2BUF	7	6	5	4	3	2	1	0	Write only
(0F9AH)									(Initial value: 0000 0000)

13.3 Transfer Data Format

In UART2, an one-bit start bit (Low level), stop bit (Bit length selectable at high level, by UART2CR1<STBT>), and parity (Select parity in UART2CR1<PE>; even- or odd-numbered parity by UART2CR1<EVEN>) are added to the transfer data. The transfer data formats are shown as follows.

PE	STBT	Frame Length 1 2 3 8 9 10 11 12
0	0	Start Bit 0 Bit 1 X Bit 6 Bit 7 Stop 1
0	1	Start Bit 0 Bit 1 X Bit 6 Bit 7 Stop 1 Stop 2
1	0	Start Bit 0 Bit 1 X Bit 6 Bit 7 Parity Stop 1
1	1	Start Bit 0 Bit 1 X Bit 6 Bit 7 Parity Stop 1 Stop 2

Figure 13-2 Transfer Data Format




Figure 13-3 Caution on Changing Transfer Data Format

Note: In order to switch the transfer data format, perform transmit operations in the above Figure 13-3 sequence except for the initial setting.

13.4 Transfer Rate

The baud rate of UART2 is set of UART2CR1<BRG>. The example of the baud rate are shown as follows.

BRG	Source Clock								
BRG	16 MHz	8 MHz	4 MHz						
000	76800 [baud]	38400 [baud]	19200 [baud]						
001	38400	19200	9600						
010	19200	9600	4800						
011	9600	4800	2400						
100	4800	2400	1200						
101	2400	1200	600						

 Table 13-1
 Transfer Rate (Example)


When TC5 is used as the UART2 transfer rate (when UART2CR1<BRG> = "110"), the transfer clock and transfer rate are determined as follows:


Transfer clock [Hz] = TC5 source clock [Hz] / TTREG5 setting value

Transfer Rate [baud] = Transfer clock [Hz] / 16

13.5 Data Sampling Method

The UART2 receiver keeps sampling input using the clock selected by UART2CR1<BRG> until a start bit is detected in RXD2 pin input. RT clock starts detecting "L" level of the RXD2 pin. Once a start bit is detected, the start bit, data bits, stop bit(s), and parity bit are sampled at three times of RT7, RT8, and RT9 during one receiver clock interval (RT clock). (RT0 is the position where the bit supposedly starts.) Bit is determined according to majority rule (The data are the same twice or more out of three samplings).





13.6 STOP Bit Length

Select a transmit stop bit length (1 bit or 2 bits) by UART2CR1<STBT>.

13.7 Parity

Set parity / no parity by UART2CR1<PE> and set parity type (Odd- or Even-numbered) by UART2CR1<EVEN>.

13.8 Transmit/Receive Operation

13.8.1 Data Transmit Operation

Set UART2CR1<TXE> to "1". Read UART2SR to check UART2SR<TBEP> = "1", then write data in TD2BUF (Transmit data buffer). Writing data in TD2BUF zero-clears UART2SR<TBEP>, transfers the data to the transmit shift register and the data are sequentially output from the TXD2 pin. The data output include a one-bit start bit, stop bits whose number is specified in UART2CR1<STBT> and a parity bit if parity addition is specified. Select the data transfer baud rate using UART2CR1<BRG>. When data transmit starts, transmit buffer empty flag UART2SR<TBEP> is set to "1" and an INTTXD2 interrupt is generated.

While UART2CR1<TXE> = "0" and from when "1" is written to UART2CR1<TXE> to when send data are written to TD2BUF, the TXD2 pin is fixed at high level.

When transmitting data, first read UART2SR, then write data in TD2BUF. Otherwise, UART2SR<TBEP> is not zero-cleared and transmit does not start.

13.8.2 Data Receive Operation

Set UART2CR1<RXE> to "1". When data are received via the RXD2 pin, the receive data are transferred to RD2BUF (Receive data buffer). At this time, the data transmitted includes a start bit and stop bit(s) and a parity bit if parity addition is specified. When stop bit(s) are received, data only are extracted and transferred to RD2BUF (Receive data buffer). Then the receive buffer full flag UART2SR<RBFL> is set and an INTRXD2 interrupt is generated. Select the data transfer baud rate using UART2CR1<BRG>.

If an overrun error (OERR) occurs when data are received, the data are not transferred to RD2BUF (Receive data buffer) but discarded; data in the RD2BUF are not affected.

Note: When a receive operation is disabled by setting UART2CR1<RXE> bit to "0", the setting becomes valid when data receive is completed. However, if a framing error occurs in data receive, the receive-disabling setting may not become valid. If a framing error occurs, be sure to perform a re-receive operation.

13.9 Status Flag

13.9.1 Parity Error

When parity determined using the receive data bits differs from the received parity bit, the parity error flag UART2SR<PERR> is set to "1". The UART2SR<PERR> is cleared to "0" when the RD2BUF is read after reading the UART2SR.






Figure 13-5 Generation of Parity Error

13.9.2 Framing Error

When "0" is sampled as the stop bit in the receive data, framing error flag UART2SR<FERR> is set to "1". The UART2SR<FERR> is cleared to "0" when the RD2BUF is read after reading the UART2SR.






13.9.3 Overrun Error

When all bits in the next data are received while unread data are still in RD2BUF, overrun error flag UART2SR<OERR> is set to "1". In this case, the receive data is discarded; data in RD2BUF are not affected. The UART2SR<OERR> is cleared to "0" when the RD2BUF is read after reading the UART2SR.

UART2SR <rbfl></rbfl>		
RXD2 pin	Final bit Stop	
Shift register	xxx0** Xxxx0*	
RD2BUF	уууу	· · · · · · · · · · · · · · · · · · ·
UART2SR <oerr></oerr>		After reading UART2SR then RD2BUF clears OERR.
INTRXD2 interrupt		<u></u>



Note: Receive operations are disabled until the overrun error flag UART2SR<OERR> is cleared.

13.9.4 Receive Data Buffer Full

Loading the received data in RD2BUF sets receive data buffer full flag UART2SR<RBFL> to "1". The UART2SR<RBFL> is cleared to "0" when the RD2BUF is read after reading the UART2SR.


RXD2 pin	X	Final bit	Sto	ip	
Shift register	xxx0**		xxxx0*		xx0
RD2BUF	уууу				KX
UART2SR <rbfl></rbfl>					After reading UART2SR then RD2BUF clears RBFL.
INTRXD2 interrupt					


Figure 13-8	Generation	of Receive	Data	Buffer F	ull
-------------	------------	------------	------	----------	-----

Note: If the overrun error flag UART2SR<OERR> is set during the period between reading the UART2SR and reading the RD2BUF, it cannot be cleared by only reading the RD2BUF. Therefore, after reading the RD2BUF, read the UART2SR again to check whether or not the overrun error flag which should have been cleared still remains set.

13.9.5 Transmit Data Buffer Empty

When no data is in the transmit buffer TD2BUF, UART2SR<TBEP> is set to "1", that is, when data in TD2BUF are transferred to the transmit shift register and data transmit starts, transmit data buffer empty flag UART2SR<TBEP> is set to "1". The UART2SR<TBEP> is cleared to "0" when the TD2BUF is written after reading the UART2SR.





13.9.6 Transmit End Flag

When data are transmitted and no data is in TD2BUF (UART2SR<TBEP> = "1"), transmit end flag UART2SR<TEND> is set to "1". The UART2SR<TEND> is cleared to "0" when the data transmit is stated after writing the TD2BUF.





Figure 13-10 Generation of Transmit End Flag and Transmit Data Buffer Empty

14. Synchronous Serial Interface (SIO1)

The serial interfaces connect to an external device via SI1, SO1, and SCK1 pins. When these pins are used as serial interface, the output latches for each port should be set to "1".

14.1 Configuration



Note: Set the register of port correctly for the port assigned as serial interface pins. For details, see the description of the input/output port control register.

Figure 14-1 Synchronous Serial Interface (SIO)

14.2 Control

The SIO is controlled using the serial interface control register (SIO1CR). The operating status of the serial interface can be inspected by reading the status register (SIO1CR).

SIO1CR	7		6	5	4	3	2	1	(D	_					
(0020H)	SIOS	SIC	NNH	SIC	ОМ	SIOD	DIR	SC	0000 0000)							
	SIOS	;	Spee	cify start/sto	p of transfe	er	0: Stop 1: Start	•								
	SIOIN	Н	Ford	ibly stops tr	ansfer (No	te 1)	0: – 1: Forcibl	y stop (Aut	omatically	cleare	ed to "0" after sto	pping)				
	SION	1	Sele	cts transfer	mode		00: Trans 01: Rece 10: Trans 11: Rese	ve mode mit/receive	mode							
	SIODI	R	Selects direction of transfer							ransfer beginning with bit7) ansfer beginning with bit0)						
								NORMAL1/2 or IDLE1/2 modes SLOW/SLEE								
									TCR K> = "0"		TBTCR <dv7ck> = "1"</dv7ck>	mode	R/W			
							000	fc/	2 ¹²		fs/2 ⁴	fs/2 ⁴				
							001	fc	/2 ⁸		fc/2 ⁸	Reserved				
	SCK	SCK Selects serial clock					010	fc	/27		fc/27	Reserved				
							011	fc	/2 ⁶		fc/2 ⁶	Reserved				
							100	fc	/2 ⁵		fc/2 ⁵	Reserved				
							101	fc	/24		fc/2 ⁴	Reserved				
							110	fc	/2 ³		fc/2 ³	Reserved				
							111		Exter	nal cl	ock (Input from S	CK1 pin)				

Serial Interface Control Register

Note 1: When SIO1CR<SIOINH> is set to "1", SIO1CR<SIOS>, SIO1SR register, SIO1RDB register and SIO1TDB register are initialized.

Note 2: Transfer mode, direction of transfer and serial clock must be select during the transfer is stopping (when SIO1SR<SIOF> "0").

Note 3: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *: Don't care


Serial Interface Status Register

SIO1SR	7	6	5	4	3	2	1	0	
(0021H)	SIOF	SEF	TXF	RXF	TXERR	RXERR			(Initial value: 0010 00**)

SIOF	Serial transfer operation status monitor	0: Transfer finished 1: Transfer in progress	
SEF	Number of clocks monitor	0: 8 clocks 1: 1 to 7 clocks	Read
TXF	Transmit buffer empty flag	0: Data exists in transmit buffer 1: No data exists in transmit buffer	only
RXF	Receive buffer full flag	0: No data exists in receive buffer 1: Data exists in receive buffer	
TXERR	Transfer operation error flag	Read 0: - (No error exist) 1: Transmit buffer under run occurs in an external clock mode Write 0: Clear the flag 1: - (A write of "1" to this bit is ignored)	- R/W
RXERR	Receive operation error flag	Read 0: – (No error exist) 1: Receive buffer over run occurs in an external clock mode Write 0: Clear the flag 1: – (A write of "1" to this bit is ignored)	- K/VV

Note 1: The operation error flag (TXERR and RXERR) are not automatically cleared by stopping transfer with SIO1CR<SIOS> "0". Therefore, set these bits to "0" for clearing these error flag. Or set SIO1CR<SIOINH> to "1". Note 2: *: Don't care

Receive buffer register



Note 1: SIO1TDB is write only register. A bit manipulation should not be performed on the transmit buffer register using a readmodify-write instruction.

Note 2: The SIO1TDB should be written after checking SIO1SR<TXF> "1". When SIO1SR<TXF> is "0", the writing data can't be transferred to SIO1TDB even if write instruction is executed to SIO1TDB

Note 3: *: Don't care

TMP86FS49AIFG

14.3 Function

14.3.1 Serial clock

14.3.1.1 Clock source

The serial clock can be selected by using SIO1CR<SCK>. When the serial clock is changed, the writing instruction to SIO1CR<SCK> should be executed while the transfer is stopped (when SIO1SR<SIOF> "0")

(1) Internal clock

Setting the SIO1CR<SCK> to other than "111B" outputs the clock (shown in " Table 14-1 Serial Clock Rate (fc = 16 MHz, fs = 32.768kHz) ") as serial clock outputs from $\overline{SCK1}$ pin. At the before beginning or finishing of a transfer, $\overline{SCK1}$ pin is kept in high level.

When writing (in the transmit mode) or reading (in the receive mode) data can not follow the serial clock rate, an automatic-wait function is executed to stop the serial clock automatically and hold the next shift operation until reading or writing is completed (shown in " Figure 14-2 Automatic-wait Function (Example of transmit mode) "). The maximum time from releasing the automatic-wait function by reading or writing a data is 1 cycle of the selected serial clock until the serial clock comes out from \overline{SCKI} pin.




Figure 14-2 Automatic-wait Function (Example of transmit mode)


Table 14-1 Se	rial Clock Rate (fc =	16 MHz, fs = 32.768kHz)
---------------	-----------------------	-------------------------

		NORMAL1/2,	SLOW1/2, SLEEP1/2 Mode			
	TBTCR <d< th=""><th>√7CK> = "0"</th><th>TBTCR<d< th=""><th>√7CK> = "1"</th><th>Serial Clock</th><th>Baud Rate</th></d<></th></d<>	√7CK> = "0"	TBTCR <d< th=""><th>√7CK> = "1"</th><th>Serial Clock</th><th>Baud Rate</th></d<>	√7CK> = "1"	Serial Clock	Baud Rate
SCK	Serial Clock	Baud Rate	Serial Clock	Baud Rate	Senai Clock	Baud Rale
000	fc/2 ¹²	3.906 kbps	fs/2 ⁴	2048 bps	fs/2 ⁴	2048 bps
001	fc/2 ⁸	62.5 kbps	fc/2 ⁸	62.5 kbps	Reserved	-
010	fc/2 ⁷	125 kbps	fc/2 ⁷	125 kbps	Reserved	-
011	fc/2 ⁶	250 kbps	fc/2 ⁶	250 kbps	Reserved	-
100	fc/2 ⁵	500 kbps	fc/2 ⁵	500 kbps	Reserved	-
101	fc/2 ⁴	1.00 Mbps	fc/2 ⁴	1.00 Mbps	Reserved	-
110	fc/2 ³	2.00 Mbps	fc/2 ³	2.00 Mbps	Reserved	

(2) External clock

When an external clock is selected by setting SIO1CR<SCK> to "111B", the clock via the $\overline{SCK1}$ pin from an external source is used as the serial clock.

To ensure shift operation, the serial clock pulse width must be 4/fc or more for both "H" and "L" levels.



tSCKL, tSCKH ≥ 4/fc

Figure 14-3 External Clock

14.3.1.2 Shift edge

The leading edge is used to transmit data, and the trailing edge is used to receive data.

(1) Leading edge shift

Data is shifted on the leading edge of the serial clock (falling edge of the SCK1 pin input/output).

(2) Trailing edge shift

Data is shifted on the trailing edge of the serial clock (rising edge of the SCK1 pin input/output).


SIO1CR <sic< th=""><th>9S></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></sic<>	9S>												
SCK1 pin			Ţ			ł			Ŀſ	7			
Shift register	01234567	*0123456 Shift out	6 X **012	345	***01234	X ****0	123	*****012	X *****C	1 X ,	******0	×*****	*
SO1 pin		Bit7	Bit	5 X	Bit5	Bit		Bit3	Bit2		Bit1	Bit0	
				(a)	Leading	g edge sh	ift (Exan	nple of M	ISB transfe	er)			
SIO1CR <sic< td=""><td>)S></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></sic<>)S>												
SCK1 pin													
SI1 pin		Bit7	Bit	6 X	Bit5	Bit	4	Bit3	Bit2		Bit1	Bit0	
Shift register	**		/*****	67*****	* 5	67**** X	4567**	** 34	567***	234567'	** 123	4567* 🗙 0	1234567
				(b)	Trailing	l edge shi	ft (Exam	ple of M	SB transfe	r)			


Figure 14-4 Shift Edge

14.3.2 Transfer bit direction

Transfer data direction can be selected by using SIO1CR<SIODIR>. The transfer data direction can't be set individually for transmit and receive operations.

When the data direction is changed, the writing instruction to SIO1CR<SIODIR> should be executed while the transfer is stopped (when SIO1SR<SIOF>= "0")





14.3.2.1 Transmit mode

(1) MSB transmit mode

MSB transmit mode is selected by setting SIO1CR<SIODIR> to "0", in which case the data is transferred sequentially beginning with the most significant bit (Bit7).

(2) LSB transmit mode

LSB transmit mode is selected by setting SIO1CR<SIODIR> to "1", in which case the data is transferred sequentially beginning with the least significant bit (Bit0).

14.3.2.2 Receive mode

(1) MSB receive mode

MSB receive mode is selected by setting SIO1CR<SIODIR> to "0", in which case the data is received sequentially beginning with the most significant bit (Bit7).

(2) LSB receive mode

LSB receive mode is selected by setting SIO1CR<SIODIR> to "1", in which case the data is received sequentially beginning with the least significant bit (Bit0).

14.3.2.3 Transmit/receive mode

(1) MSB transmit/receive mode

MSB transmit/receive mode are selected by setting SIO1CR<SIODIR> to "0" in which case the data is transferred sequentially beginning with the most significant bit (Bit7) and the data is received sequentially beginning with the most significant (Bit7).

(2) LSB transmit/receive mode

LSB transmit/receive mode are selected by setting SIO1CR<SIODIR> to "1", in which case the data is transferred sequentially beginning with the least significant bit (Bit0) and the data is received sequentially beginning with the least significant (Bit0).

14.3.3 Transfer modes

Transmit, receive and transmit/receive mode are selected by using SIO1CR<SIOM>.

14.3.3.1 Transmit mode

Transmit mode is selected by writing "00B" to SIO1CR<SIOM>.

(1) Starting the transmit operation

Transmit mode is selected by setting "00B" to SIO1CR<SIOM>. Serial clock is selected by using SIO1CR<SCK>. Transfer direction is selected by using SIO1CR<SIODIR>.

When a transmit data is written to the transmit buffer register (SIO1TDB), SIO1SR<TXF> is cleared to "0".

After SIO1CR<SIOS> is set to "1", SIO1SR<SIOF> is set synchronously to "1" the falling edge of SCK1 pin.

The data is transferred sequentially starting from SO1 pin with the direction of the bit specified by SIO1CR<SIODIR>, synchronizing with the $\overline{SCK1}$ pin's falling edge.

SIO1SR<SEF> is kept in high level, between the first clock falling edge of SCK1 pin and eighth clock falling edge.

SIO1SR<TXF> is set to "1" at the rising edge of pin after the data written to the SIO1TDB is transferred to shift register, then the INTSIO1 interrupt request is generated, synchronizing with the next falling edge on $\overline{SCK1}$ pin.

- Note 1: In internal clock operation, when SIO1CR<SIOS> is set to "1", transfer mode does not start without writing a transmit data to the transmit buffer register (SIO1TDB).
- Note 2: In internal clock operation, when the SIO1CR<SIOS> is set to "1", SIO1TDB is transferred to shift register after maximum 1-cycle of serial clock frequency, then a serial clock is output from SCK1 pin.
- Note 3: In external clock operation, when the falling edge is input from SCK1 pin after SIO1CR<SIOS> is set to "1", SIO1TDB is transferred to shift register immediately.

(2) During the transmit operation

When data is written to SIO1TDB, SIO1SR<TXF> is cleared to "0".

In internal clock operation, in case a next transmit data is not written to SIO1TDB, the serial clock stops to "H" level by an automatic-wait function when all of the bit set in the SIO1TDB has been transmitted. Automatic-wait function is released by writing a transmit data to SIO1TDB. Then, transmit operation is restarted after maximum 1-cycle of serial clock.

When the next data is written to the SIO1TDB before termination of previous 8-bit data with SIO1SR<TXF> "1", the next data is continuously transferred after transmission of previous data.

In external clock operation, after SIO1SR<TXF> is set to "1", the transmit data must be written to SIO1TDB before the shift operation of the next data begins.

If the transmit data is not written to SIO1TDB, transmit error occurs immediately after shift operation is started. Then, INTSIO1 interrupt request is generated after SIO1SR<TXERR> is set to "1".

(3) Stopping the transmit operation

There are two ways for stopping transmits operation.

• The way of clearing SIO1CR<SIOS>.

When SIO1CR<SIOS> is cleared to "0", transmit operation is stopped after all transfer of the data is finished. When transmit operation is finished, SIO1SR<SIOF> is cleared to "0" and SO1 pin is kept in high level.

In external clock operation, SIO1CR<SIOS> must be cleared to "0" before SIO1SR<SEF> is set to "1" by beginning next transfer.

• The way of setting SIO1CR<SIOINH>. Transmit operation is stopped immediately after SIO1CR<SIOINH> is set to "1". In this case, SIO1CR<SIOS>, SIO1SR register, SIO1RDB register and SIO1TDB register are initialized.




Figure 14-6 Example of Internal Clock and MSB Transmit Mode




Figure 14-7 Exaple of External Clock and MSB Transmit Mode




Figure 14-8 Hold Time of the End of Transmit Mode

(4) Transmit error processing

Transmit errors occur on the following situation.

• Shift operation starts before writing next transmit data to SIO1TDB in external clock operation.

If transmit errors occur during transmit operation, SIO1SR<TXERR> is set to "1" immediately after starting shift operation. Synchronizing with the next serial clock falling edge, INTSIO1 interrupt request is generated.

If shift operation starts before writing data to SIO1TDB after SIO1CR<SIOS> is set to "1", SIO1SR<TXERR> is set to "1" immediately after shift operation is started and then INTSIO1 interrupt request is generated.

SO1 pin is kept in high level when SIO1SR<TXERR> is set to "1". When transmit error occurs, transmit operation must be forcibly stop by writing SIO1CR<SIOINH> to "1". In this case, SIO1CR<SIOS>, SIO1SR register, SIO1RDB register and SIO1TDB register are initialized.




Figure 14-9 Example of Transmit Error Processingme

14.3.3.2 Receive mode

The receive mode is selected by writing "01B" to SIO1CR<SIOM>.

(1) Starting the receive operation

Receive mode is selected by setting "01" to SIO1CR<SIOM>. Serial clock is selected by using SIO1CR<SCK>. Transfer direction is selected by using SIO1CR<SIODIR>.

After SIO1CR<SIOS> is set to "1", SIO1SR<SIOF> is set synchronously to "1" the falling edge of SCK1 pin.

Synchronizing with the $\overline{SCK1}$ pin's rising edge, the data is received sequentially from SI1 pin with the direction of the bit specified by SIO1CR<SIODIR>.

SIO1SR<SEF> is kept in high level, between the first clock falling edge of <u>SCK1</u> pin and eighth clock falling edge.

When 8-bit data is received, the data is transferred to SIO1RDB from shift register. INTSIO1 interrupt request is generated and SIO1SR<RXF> is set to "1"

Note: In internal clock operation, when the SIO1CR<SIOS> is set to "1", the serial clock is generated from SCK1 pin after maximum 1-cycle of serial clock frequency.

(2) During the receive operation

The SIO1SR<RXF> is cleared to "0" by reading a data from SIO1RDB.

In the internal clock operation, the serial clock stops to "H" level by an automatic-wait function when the all of the 8-bit data has been received. Automatic-wait function is released by reading a received data from SIO1RDB. Then, receive operation is restarted after maximum 1-cycle of serial clock.

In external clock operation, after SIO1SR<RXF> is set to "1", the received data must be read from SIO1RDB, before the next data shift-in operation is finished.

If received data is not read out from SIO1RDB receive error occurs immediately after shift operation is finished. Then INTSIO1 interrupt request is generated after SIO1SR<RXERR> is set to "1".

(3) Stopping the receive operation

There are two ways for stopping the receive operation.

- The way of clearing SIO1CR<SIOS>. When SIO1CR<SIOS> is cleared to "0", receive operation is stopped after all of the data is finished to receive. When receive operation is finished, SIO1SR<SIOF> is cleared to "0". In external clock operation, SIO1CR<SIOS> must be cleared to "0" before SIO1SR<SEF> is set to "1" by starting the next shift operation.
- The way of setting SIO1CR<SIOINH>. Receive operation is stopped immediately after SIO1CR<SIOINH> is set to "1". In this case, SIO1CR<SIOS>, SIO1SR register, SIO1RDB register and SIO1TDB register are initialized.




Figure 14-10 Example of Internal Clock and MSB Receive Mode




Figure 14-11 Example of External Clock and MSB Receive Mode

(4) Receive error processing

Receive errors occur on the following situation. To protect SIO1RDB and the shift register contents, the received data is ignored while the SIO1SR<RXERR> is "1".

• Shift operation is finished before reading out received data from SIO1RDB at SIO1SR<RXF> is "1" in an external clock operation.

If receive error occurs, set the SIO1CR<SIOS> to "0" for reading the data that received immediately before error occurence. And read the data from SIO1RDB. Data in shift register (at errors occur) can be read by reading the SIO1RDB again.

When SIO1SR<RXERR> is cleared to "0" after reading the received data, SIO1SR<RXF> is cleared to "0".

After clearing SIO1CR<SIOS> to "0", when 8-bit serial clock is input to $\overline{SCK1}$ pin, receive operation is stopped. To restart the receive operation, confirm that SIO1SR<SIOF> is cleared to "0".

If the receive error occurs, set the SIO1CR<SIOINH> to "1" for stopping the receive operation immediately. In this case, SIO1CR<SIOS>, SIO1SR register, SIO1RDB register and SIO1TDB register are initialized.




Figure 14-12 Example of Receive Error Processing

Note: If receive error is not corrected, an interrupt request does not generate after the error occurs.

14.3.3.3 Transmit/receive mode

The transmit/receive mode are selected by writing "10" to SIO1CR<SIOM>.

(1) Starting the transmit/receive operation

Transmit/receive mode is selected by writing "10B" to SIO1CR<SIOM>. Serial clock is selected by using SIO1CR<SCK>. Transfer direction is selected by using SIO1CR<SIODIR>.

When a transmit data is written to the transmit buffer register (SIO1TDB), SIO1SR<TXF> is cleared to "0".

After SIO1CR<SIOS> is set to "1", SIO1SR<SIOF> is set synchronously to the falling edge of SCK1 pin.

The data is transferred sequentially starting from SO1 pin with the direction of the bit specified by SIO1CR<SIODIR>, synchronizing with the $\overline{SCK1}$ pin's falling edge. And receiving operation also starts with the direction of the bit specified by SIO1CR<SIODIR>, synchronizing with the $\overline{SCK1}$ pin's rising edge.

SIO1SR<SEF> is kept in high level between the first clock falling edge of SCK1 pin and eighth clock falling edge.

SIO1SR<TXF> is set to "1" at the rising edge of $\overline{SCK1}$ pin after the data written to the SIO1TDB is transferred to shift register. When 8-bit data has been received, the received data is transferred to SIO1RDB from shift register, then the INTSIO1 interrupt request occurs, synchronizing with setting SIO1SR<RXF> to "1".

- Note 1: In internal clock operation, when the SIO1CR<SIOS> is set to "1", SIO1TDB is transferred to shift register after maximum 1-cycle of serial clock frequency, then a serial clock is output from SCK1 pin.
- Note 2: In external clock operation, when the falling edge is input from SCK1 pin after SIO1CR<SIOS> is set to "1", SIO1TDB is transferred to shift register immediately. When the rising edge is input from SCK1 pin, receive operation also starts.

(2) During the transmit/receive operation

When data is written to SIO1TDB, SIO1SR<TXF> is cleared to "0" and when a data is read from SIO1RDB, SIO1SR<RXF> is cleared to "0".

In internal clock operation, in case of the condition described below, the serial clock stops to "H" level by an automatic-wait function when all of the bit set in the data has been transmitted.

- Next transmit data is not written to SIO1TDB after reading a received data from SIO1RDB.
- Received data is not read from SIO1RDB after writing a next transmit data to SIO1TDB.
- Neither SIO1TDB nor SIO1RDB is accessed after transmission.

The automatic wait function is released by writing the next transmit data to SIO1TDB after reading the received data from SIO1RDB, or reading the received data from SIO1RDB after writing the next data to SIO1TDB.

Then, transmit/receive operation is restarted after maximum 1 cycle of serial clock.

In external clock operation, reading the received data from SIO1RDB and writing the next data to SIO1TDB must be finished before the shift operation of the next data begins.

If the transmit data is not written to SIO1TDB after SIO1SR<TXF> is set to "1", transmit error occurs immediately after shift operation is started. When the transmit error occurred, SIO1SR<TXERR> is set to "1".

If received data is not read out from SIO1RDB before next shift operation starts after setting SIO1SR<RXF> to "1", receive error occurs immediately after shift operation is finished. When the receive error has occurred, SIO1SR<RXERP> is set to "1".

(3) Stopping the transmit/receive operation

There are two ways for stopping the transmit/receive operation.

• The way of clearing SIO1CR<SIOS>. When SIO1CR<SIOS> is cleared to "0", transmit/receive operation is stopped after all transfer of the data is finished. When transmit/receive operation is finished, SIO1SR<SIOF> is cleared to "0" and SO1 pin is kept in high level.

In external clock operation, SIO1CR<SIOS> must be cleared to "0" before SIO1SR<SEF> is set to "1" by beginning next transfer.

• The way of setting SIO1CR<SIOINH>. Transmit/receive operation is stopped immediately after SIO1CR<SIOINH> is set to "1". In this case, SIO1CR<SIOS>, SIO1SR register, SIO1RDB register and SIO1TDB register are initialized.

TOSHIBA




Figure 14-13 Example of Internal Clock and MSB Transmit/Receive Mode




Figure 14-14 Example of External Clock and MSB Transmit/Receive Mode

(4) Transmit/receive error processing

Transmit/receive errors occur on the following situation. Corrective action is different, which errors occur transmits or receives.

(a) Transmit errors

Transmit errors occur on the following situation.

• Shift operation starts before writing next transmit data to SIO1TDB in external clock operation.

If transmit errors occur during transmit operation, SIO1SR<TXERR> is set to "1" immediately after starting shift operation. And INTSIO1 interrupt request is generated after all of the 8-bit data has been received.

If shift operation starts before writing data to SIO1TDB after SIO1CR<SIOS> is set to "1", SIO1SR<TXERR> is set immediately after starting shift operation. And INTSIO1 interrupt request is generated after all of the 8-bit data has been received.

SO1 pin is kept in high level when SIO1SR<TXERR> is set to "1". When transmit error occurs, transmit operation must be forcibly stop by writing SIO1CR<SIOINH> to "1" after the received data is read from SIO1RDB. In this case, SIO1CR<SIOS>, SIO1SR register, SIO1RDB register and SIO1TDB register are initialized.




Figure 14-15 Example of Transmit/Receive (Transmit) Error Processing

(b) Receive errors

Receive errors occur on the following situation. To protect SIO1RDB and the shift register contents, the received data is ignored while the SIO1SR<RXERR> is "1".


• Shift operation is finished before reading out received data from SIO1RDB at SIO1SR<RXF> is "1" in an external clock operation.

If receive error occurs, set the SIO1CR<SIOS> to "0" for reading the data that received immediately before error occurence. And read the data from SIO1RDB. Data in shift register (at errors occur) can be read by reading the SIO1RDB again.


When SIO1SR<RXERR> is cleared to "0" after reading the received data, SIO1SR<RXF> is cleared to "0".

After clearing SIO1CR<SIOS> to "0", when 8-bit serial clock is input to $\overline{SCK1}$ pin, receive operation is stopped. To restart the receive operation, confirm that SIO1SR<SIOF> is cleared to "0".

If the received error occurs, set the SIO1CR<SIOINH> to "1" for stopping the receive operation immediately. In this case, SIO1CR<SIOS>, SIO1SR register, SIO1RDB register and SIO1TDB register are initialized.










15. Synchronous Serial Interface (SIO2)

The serial interfaces connect to an external device via SI2, SO2, and $\overline{SCK2}$ pins.

When these pins are used as serial interface, the output latches for each port should be set to "1".

15.1 Configuration



Note: Set the register of port correctly for the port assigned as serial interface pins. For details, see the description of the input/output port control register.

Figure 15-1 Synchronous Serial Interface (SIO)

15.2 Control

The SIO is controlled using the serial interface control register (SIO2CR). The operating status of the serial interface can be inspected by reading the status register (SIO2CR).

Serial Interface Control Register

SIO2CR	7	6	5	4	3	2	1	0	_
(0031H)	SIOS	SIOINH	SIC	MC	SIODIR		SCK		(Initial value: 0000 0000)
									-

SIOS	Specify start/stop of transfer	0: Stop 1: Start								
SIOINH	Forcibly stops transfer (Note 1)	0: – 1: Forcibl	0: – 1: Forcibly stop (Automatically cleared to "0" after stopping)							
SIOM	Selects transfer mode	01: Rece 10: Trans	00: Transmit mode 01: Receive mode 10: Transmit/receive mode 11: Reserved							
SIODIR	Selects direction of transfer	``	0: MSB (Transfer beginning with bit7) 1: LSB (Transfer beginning with bit0)							
			NORMAL1/2 or	IDLE1/2 modes	SLOW/SLEEP	1				
			TBTCR <dv7ck> = "0"</dv7ck>	TBTCR <dv7ck> = "1"</dv7ck>	mode	R/W				
		000	fc/2 ¹²	fs/2 ⁴	fs/2 ⁴					
		001	fc/2 ⁸	fc/2 ⁸	Reserved					
SCK	Selects serial clock	010	fc/2 ⁷	fc/2 ⁷	Reserved					
		011	fc/2 ⁶	fc/2 ⁶	Reserved					
		100	fc/2 ⁵	fc/2 ⁵	Reserved					
		101	fc/2 ⁴	fc/2 ⁴	Reserved					
		110	fc/2 ³	fc/2 ³	Reserved					
		111	Extern	al clock (Input from SC	K2 pin)					

Note 1: When SIO2CR<SIOINH> is set to "1", SIO2CR<SIOS>, SIO2SR register, SIO2RDB register and SIO2TDB register are initialized.

Note 2: Transfer mode, direction of transfer and serial clock must be select during the transfer is stopping (when SIO2SR<SIOF> "0").

Note 3: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *: Don't care

TOSHIBA

Serial Interface Status Register


SIO2SR	7	6	5	4	3	2	1	0	
(0032H)	SIOF	SEF	TXF	RXF	TXERR	RXERR			(Initial value: 0010 00**)

SIOF	Serial transfer operation status monitor	0: Transfer finished 1: Transfer in progress					
SEF	Number of clocks monitor	0: 8 clocks 1: 1 to 7 clocks	Read				
TXF Transmit buffer empty flag		0: Data exists in transmit buffer 1: No data exists in transmit buffer					
RXF	Receive buffer full flag	0: No data exists in receive buffer 1: Data exists in receive buffer					
TXERR	Transfer operation error flag	Read 0: - (No error exist) 1: Transmit buffer under run occurs in an external clock mode Write 0: Clear the flag 1: - (A write of "1" to this bit is ignored)	- R/W				
RXERR	Receive operation error flag	Read 0: – (No error exist) 1: Receive buffer over run occurs in an external clock mode Write 0: Clear the flag 1: – (A write of "1" to this bit is ignored)	- K/VV				

Note 1: The operation error flag (TXERR and RXERR) are not automatically cleared by stopping transfer with SIO2CR<SIOS> "0". Therefore, set these bits to "0" for clearing these error flag. Or set SIO2CR<SIOINH> to "1".

Note 2: *: Don't care

Receive buffer register



Note 1: SIO2TDB is write only register. A bit manipulation should not be performed on the transmit buffer register using a readmodify-write instruction.

Note 2: The SIO2TDB should be written after checking SIO2SR<TXF> "1". When SIO2SR<TXF> is "0", the writing data can't be transferred to SIO2TDB even if write instruction is executed to SIO2TDB.

Note 3: *: Don't care

15.3 Function

15.3.1 Serial clock

15.3.1.1 Clock source

The serial clock can be selected by using SIO2CR<SCK>. When the serial clock is changed, the writing instruction to SIO2CR<SCK> should be executed while the transfer is stopped (when SIO2SR<SIOF> "0")

(1) Internal clock

Setting the SIO2CR<SCK> to other than "111B" outputs the clock (shown in " Table 15-1 Serial Clock Rate (fc = 16 MHz, fs = 32.768kHz) ") as serial clock outputs from $\overline{SCK2}$ pin. At the before beginning or finishing of a transfer, $\overline{SCK2}$ pin is kept in high level.

When writing (in the transmit mode) or reading (in the receive mode) data can not follow the serial clock rate, an automatic-wait function is executed to stop the serial clock automatically and hold the next shift operation until reading or writing is completed (shown in " Figure 15-2 Automatic-wait Function (Example of transmit mode) "). The maximum time from releasing the automatic-wait function by reading or writing a data is 1 cycle of the selected serial clock until the serial clock comes out from $\overline{SCK2}$ pin.




Figure 15-2 Automatic-wait Function (Example of transmit mode)


Table 15-1	Serial Clock Rate (fc = 16 MHz, fs = 32.768kHz)
	NORMAL1/2 IDLE1/2 Mode

		NORMAL1/2,	IDLE1/2 Mode		SLOW1/2, SL	SLOW1/2, SLEEP1/2 Mode Serial Clock Baud Rate fs/2 ⁴ 2048 bps Reserved - Reserved -		
	TBTCR <d< th=""><th>V7CK> = "0"</th><th>TBTCR<d< th=""><th>V7CK> = "1"</th><th>Sorial Clock</th><th colspan="2">Poud Poto</th></d<></th></d<>	V7CK> = "0"	TBTCR <d< th=""><th>V7CK> = "1"</th><th>Sorial Clock</th><th colspan="2">Poud Poto</th></d<>	V7CK> = "1"	Sorial Clock	Poud Poto		
SCK	Serial Clock	Baud Rate	Serial Clock	Baud Rate	Senai Clock	Baud Kale		
000	fc/2 ¹²	3.906 kbps	fs/2 ⁴	2048 bps	fs/2 ⁴	2048 bps		
001	fc/2 ⁸	62.5 kbps	fc/2 ⁸	62.5 kbps	Reserved	-		
010	fc/2 ⁷	125 kbps	fc/2 ⁷	125 kbps	Reserved	-		
011	fc/2 ⁶	250 kbps	fc/2 ⁶	250 kbps	Reserved	-		
100	fc/2 ⁵	500 kbps	fc/2 ⁵	500 kbps	Reserved	-		
101	fc/2 ⁴	1.00 Mbps	fc/2 ⁴	1.00 Mbps	Reserved	-		
110	fc/2 ³	2.00 Mbps	fc/2 ³	2.00 Mbps	Reserved			

(2) External clock

When an external clock is selected by setting SIO2CR<SCK> to "111B", the clock via the $\overline{SCK2}$ pin from an external source is used as the serial clock.

To ensure shift operation, the serial clock pulse width must be 4/fc or more for both "H" and "L" levels.



tSCKL, tSCKH ≥ 4/fc

Figure 15-3 External Clock

15.3.1.2 Shift edge

The leading edge is used to transmit data, and the trailing edge is used to receive data.

(1) Leading edge shift

Data is shifted on the leading edge of the serial clock (falling edge of the SCK2 pin input/output).

(2) Trailing edge shift

Data is shifted on the trailing edge of the serial clock (rising edge of the $\overline{SCK2}$ pin input/output).


SIO2CR <sio< th=""><th>S></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></sio<>	S>												
SCK2 pin		\vdash	7				7			7			
Shift register	01234567	*0123450 Shift out	6)12345 X *	**01234	X ****012	3 / *	****012	*****01	_*	*****0 X	*****	
SO2 pin		Bit7		Bit6	Bit5	Bit4	\mathbf{X}	Bit3	Bit2	X	Bit1	Bit0	
				(a)	Leading	g edge shift	(Exam	ple of MS	B transfe	r)			
SIO2CR <sios< td=""><td>S></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></sios<>	S>												
SCK2 pin			1	<u>f</u>						1			
SI2 pin		Bit7		Bit6	Bit5	Bit4		Bit3	Bit2		Bit1	Bit0	
Shift register	*	·····	7*****	67*****	* 56	67**** X	4567***	* 3456	67*** 2	34567*'	12345	67* 012	34567
				(b)	Trailing	edge shift	(Examp	ole of MSE	3 transfer)			


Figure 15-4 Shift Edge

15.3.2 Transfer bit direction

Transfer data direction can be selected by using SIO2CR<SIODIR>. The transfer data direction can't be set individually for transmit and receive operations.

When the data direction is changed, the writing instruction to SIO2CR<SIODIR> should be executed while the transfer is stopped (when SIO2SR<SIOF>= "0")





15.3.2.1 Transmit mode

(1) MSB transmit mode

MSB transmit mode is selected by setting SIO2CR<SIODIR> to "0", in which case the data is transferred sequentially beginning with the most significant bit (Bit7).

(2) LSB transmit mode

LSB transmit mode is selected by setting SIO2CR<SIODIR> to "1", in which case the data is transferred sequentially beginning with the least significant bit (Bit0).

15.3.2.2 Receive mode

(1) MSB receive mode

MSB receive mode is selected by setting SIO2CR<SIODIR> to "0", in which case the data is received sequentially beginning with the most significant bit (Bit7).

(2) LSB receive mode

LSB receive mode is selected by setting SIO2CR<SIODIR> to "1", in which case the data is received sequentially beginning with the least significant bit (Bit0).

15.3.2.3 Transmit/receive mode

(1) MSB transmit/receive mode

MSB transmit/receive mode are selected by setting SIO2CR<SIODIR> to "0" in which case the data is transferred sequentially beginning with the most significant bit (Bit7) and the data is received sequentially beginning with the most significant (Bit7).

(2) LSB transmit/receive mode

LSB transmit/receive mode are selected by setting SIO2CR<SIODIR> to "1", in which case the data is transferred sequentially beginning with the least significant bit (Bit0) and the data is received sequentially beginning with the least significant (Bit0).

15.3.3 Transfer modes

Transmit, receive and transmit/receive mode are selected by using SIO2CR<SIOM>.

15.3.3.1 Transmit mode

Transmit mode is selected by writing "00B" to SIO2CR<SIOM>.

(1) Starting the transmit operation

Transmit mode is selected by setting "00B" to SIO2CR<SIOM>. Serial clock is selected by using SIO2CR<SCK>. Transfer direction is selected by using SIO2CR<SIODIR>.

When a transmit data is written to the transmit buffer register (SIO2TDB), SIO2SR<TXF> is cleared to "0".

After SIO2CR<SIOS> is set to "1", SIO2SR<SIOF> is set synchronously to "1" the falling edge of SCK2 pin.

The data is transferred sequentially starting from SO2 pin with the direction of the bit specified by SIO2CR<SIODIR>, synchronizing with the $\overline{SCK2}$ pin's falling edge.

SIO2SR<SEF> is kept in high level, between the first clock falling edge of SCK2 pin and eighth clock falling edge.

SIO2SR<TXF> is set to "1" at the rising edge of pin after the data written to the SIO2TDB is transferred to shift register, then the INTSIO2 interrupt request is generated, synchronizing with the next falling edge on $\overline{SCK2}$ pin.

- Note 1: In internal clock operation, when SIO2CR<SIOS> is set to "1", transfer mode does not start without writing a transmit data to the transmit buffer register (SIO2TDB).
- Note 2: In internal clock operation, when the SIO2CR<SIOS> is set to "1", SIO2TDB is transferred to shift register after maximum 1-cycle of serial clock frequency, then a serial clock is output from SCK2 pin.
- Note 3: In external clock operation, when the falling edge is input from SCK2 pin after SIO2CR<SIOS> is set to "1", SIO2TDB is transferred to shift register immediately.

(2) During the transmit operation

When data is written to SIO2TDB, SIO2SR<TXF> is cleared to "0".

In internal clock operation, in case a next transmit data is not written to SIO2TDB, the serial clock stops to "H" level by an automatic-wait function when all of the bit set in the SIO2TDB has been transmitted. Automatic-wait function is released by writing a transmit data to SIO2TDB. Then, transmit operation is restarted after maximum 1-cycle of serial clock.

When the next data is written to the SIO2TDB before termination of previous 8-bit data with SIO2SR<TXF> "1", the next data is continuously transferred after transmission of previous data.

In external clock operation, after SIO2SR<TXF> is set to "1", the transmit data must be written to SIO2TDB before the shift operation of the next data begins.

If the transmit data is not written to SIO2TDB, transmit error occurs immediately after shift operation is started. Then, INTSIO2 interrupt request is generated after SIO2SR<TXERR> is set to "1".

(3) Stopping the transmit operation

There are two ways for stopping transmits operation.

• The way of clearing SIO2CR<SIOS>.

When SIO2CR<SIOS> is cleared to "0", transmit operation is stopped after all transfer of the data is finished. When transmit operation is finished, SIO2SR<SIOF> is cleared to "0" and SO2 pin is kept in high level.

In external clock operation, SIO2CR<SIOS> must be cleared to "0" before SIO2SR<SEF> is set to "1" by beginning next transfer.

• The way of setting SIO2CR<SIOINH>. Transmit operation is stopped immediately after SIO2CR<SIOINH> is set to "1". In this case, SIO2CR<SIOS>, SIO2SR register, SIO2RDB register and SIO2TDB register are initialized.




Figure 15-6 Example of Internal Clock and MSB Transmit Mode




Figure 15-7 Exaple of External Clock and MSB Transmit Mode




Figure 15-8 Hold Time of the End of Transmit Mode

(4) Transmit error processing

Transmit errors occur on the following situation.

• Shift operation starts before writing next transmit data to SIO2TDB in external clock operation.

If transmit errors occur during transmit operation, SIO2SR<TXERR> is set to "1" immediately after starting shift operation. Synchronizing with the next serial clock falling edge, INTSIO2 interrupt request is generated.

If shift operation starts before writing data to SIO2TDB after SIO2CR<SIOS> is set to "1", SIO2SR<TXERR> is set to "1" immediately after shift operation is started and then INTSIO2 interrupt request is generated.

SO2 pin is kept in high level when SIO2SR<TXERR> is set to "1". When transmit error occurs, transmit operation must be forcibly stop by writing SIO2CR<SIOINH> to "1". In this case, SIO2CR<SIOS>, SIO2SR register, SIO2RDB register and SIO2TDB register are initialized.




Figure 15-9 Example of Transmit Error Processingme

15.3.3.2 Receive mode

The receive mode is selected by writing "01B" to SIO2CR<SIOM>.

(1) Starting the receive operation

Receive mode is selected by setting "01" to SIO2CR<SIOM>. Serial clock is selected by using SIO2CR<SCK>. Transfer direction is selected by using SIO2CR<SIODIR>.

After SIO2CR<SIOS> is set to "1", SIO2SR<SIOF> is set synchronously to "1" the falling edge of SCK2 pin.

Synchronizing with the $\overline{SCK2}$ pin's rising edge, the data is received sequentially from SI2 pin with the direction of the bit specified by SIO2CR<SIODIR>.

SIO2SR<SEF> is kept in high level, between the first clock falling edge of <u>SCK2</u> pin and eighth clock falling edge.

When 8-bit data is received, the data is transferred to SIO2RDB from shift register. INTSIO2 interrupt request is generated and SIO2SR<RXF> is set to "1"

Note: In internal clock operation, when the SIO2CR<SIOS> is set to "1", the serial clock is generated from SCK2 pin after maximum 1-cycle of serial clock frequency.

(2) During the receive operation

The SIO2SR<RXF> is cleared to "0" by reading a data from SIO2RDB.

In the internal clock operation, the serial clock stops to "H" level by an automatic-wait function when the all of the 8-bit data has been received. Automatic-wait function is released by reading a received data from SIO2RDB. Then, receive operation is restarted after maximum 1-cycle of serial clock.

In external clock operation, after SIO2SR<RXF> is set to "1", the received data must be read from SIO2RDB, before the next data shift-in operation is finished.

If received data is not read out from SIO2RDB receive error occurs immediately after shift operation is finished. Then INTSIO2 interrupt request is generated after SIO2SR<RXERR> is set to "1".

(3) Stopping the receive operation

There are two ways for stopping the receive operation.

- The way of clearing SIO2CR<SIOS>. When SIO2CR<SIOS> is cleared to "0", receive operation is stopped after all of the data is finished to receive. When receive operation is finished, SIO2SR<SIOF> is cleared to "0". In external clock operation, SIO2CR<SIOS> must be cleared to "0" before SIO2SR<SEF> is set to "1" by starting the next shift operation.
- The way of setting SIO2CR<SIOINH>. Receive operation is stopped immediately after SIO2CR<SIOINH> is set to "1". In this case, SIO2CR<SIOS>, SIO2SR register, SIO2RDB register and SIO2TDB register are initialized.




Figure 15-10 Example of Internal Clock and MSB Receive Mode




Figure 15-11 Example of External Clock and MSB Receive Mode

(4) Receive error processing

Receive errors occur on the following situation. To protect SIO2RDB and the shift register contents, the received data is ignored while the SIO2SR<RXERR> is "1".

• Shift operation is finished before reading out received data from SIO2RDB at SIO2SR<RXF> is "1" in an external clock operation.

If receive error occurs, set the SIO2CR<SIOS> to "0" for reading the data that received immediately before error occurence. And read the data from SIO2RDB. Data in shift register (at errors occur) can be read by reading the SIO2RDB again.

When SIO2SR<RXERR> is cleared to "0" after reading the received data, SIO2SR<RXF> is cleared to "0".

After clearing SIO2CR<SIOS> to "0", when 8-bit serial clock is input to $\overline{SCK2}$ pin, receive operation is stopped. To restart the receive operation, confirm that SIO2SR<SIOF> is cleared to "0".

If the receive error occurs, set the SIO2CR<SIOINH> to "1" for stopping the receive operation immediately. In this case, SIO2CR<SIOS>, SIO2SR register, SIO2RDB register and SIO2TDB register are initialized.




Figure 15-12 Example of Receive Error Processing

Note: If receive error is not corrected, an interrupt request does not generate after the error occurs.

15.3.3.3 Transmit/receive mode

The transmit/receive mode are selected by writing "10" to SIO2CR<SIOM>.

(1) Starting the transmit/receive operation

Transmit/receive mode is selected by writing "10B" to SIO2CR<SIOM>. Serial clock is selected by using SIO2CR<SCK>. Transfer direction is selected by using SIO2CR<SIODIR>.

When a transmit data is written to the transmit buffer register (SIO2TDB), SIO2SR<TXF> is cleared to "0".

After SIO2CR<SIOS> is set to "1", SIO2SR<SIOF> is set synchronously to the falling edge of SCK2 pin.

The data is transferred sequentially starting from SO2 pin with the direction of the bit specified by SIO2CR<SIODIR>, synchronizing with the $\overline{SCK2}$ pin's falling edge. And receiving operation also starts with the direction of the bit specified by SIO2CR<SIODIR>, synchronizing with the $\overline{SCK2}$ pin's rising edge.

SIO2SR<SEF> is kept in high level between the first clock falling edge of $\overline{SCK2}$ pin and eighth clock falling edge.

SIO2SR<TXF> is set to "1" at the rising edge of $\overline{SCK2}$ pin after the data written to the SIO2TDB is transferred to shift register. When 8-bit data has been received, the received data is transferred to SIO2RDB from shift register, then the INTSIO2 interrupt request occurs, synchronizing with setting SIO2SR<RXF> to "1".

- Note 1: In internal clock operation, when the SIO2CR<SIOS> is set to "1", SIO2TDB is transferred to shift register after maximum 1-cycle of serial clock frequency, then a serial clock is output from SCK2 pin.
- Note 2: In external clock operation, when the falling edge is input from SCK2 pin after SIO2CR<SIOS> is set to "1", SIO2TDB is transferred to shift register immediately. When the rising edge is input from SCK2 pin, receive operation also starts.

(2) During the transmit/receive operation

When data is written to SIO2TDB, SIO2SR<TXF> is cleared to "0" and when a data is read from SIO2RDB, SIO2SR<RXF> is cleared to "0".

In internal clock operation, in case of the condition described below, the serial clock stops to "H" level by an automatic-wait function when all of the bit set in the data has been transmitted.

- Next transmit data is not written to SIO2TDB after reading a received data from SIO2RDB.
- Received data is not read from SIO2RDB after writing a next transmit data to SIO2TDB.
- Neither SIO2TDB nor SIO2RDB is accessed after transmission.

The automatic wait function is released by writing the next transmit data to SIO2TDB after reading the received data from SIO2RDB, or reading the received data from SIO2RDB after writing the next data to SIO2TDB.

Then, transmit/receive operation is restarted after maximum 1 cycle of serial clock.

In external clock operation, reading the received data from SIO2RDB and writing the next data to SIO2TDB must be finished before the shift operation of the next data begins.

If the transmit data is not written to SIO2TDB after SIO2SR<TXF> is set to "1", transmit error occurs immediately after shift operation is started. When the transmit error occurred, SIO2SR<TXERR> is set to "1".

If received data is not read out from SIO2RDB before next shift operation starts after setting SIO2SR<RXF> to "1", receive error occurs immediately after shift operation is finished. When the receive error has occurred, SIO2SR<RXERP> is set to "1".

(3) Stopping the transmit/receive operation

There are two ways for stopping the transmit/receive operation.

• The way of clearing SIO2CR<SIOS>. When SIO2CR<SIOS> is cleared to "0", transmit/receive operation is stopped after all transfer of the data is finished. When transmit/receive operation is finished, SIO2SR<SIOF> is cleared to "0" and SO2 pin is kept in high level.

In external clock operation, SIO2CR<SIOS> must be cleared to "0" before SIO2SR<SEF> is set to "1" by beginning next transfer.

• The way of setting SIO2CR<SIOINH>. Transmit/receive operation is stopped immediately after SIO2CR<SIOINH> is set to "1". In this case, SIO2CR<SIOS>, SIO2SR register, SIO2RDB register and SIO2TDB register are initialized.

TOSHIBA




Figure 15-13 Example of Internal Clock and MSB Transmit/Receive Mode




Figure 15-14 Example of External Clock and MSB Transmit/Receive Mode

(4) Transmit/receive error processing

Transmit/receive errors occur on the following situation. Corrective action is different, which errors occur transmits or receives.

(a) Transmit errors

Transmit errors occur on the following situation.

• Shift operation starts before writing next transmit data to SIO2TDB in external clock operation.

If transmit errors occur during transmit operation, SIO2SR<TXERR> is set to "1" immediately after starting shift operation. And INTSIO2 interrupt request is generated after all of the 8-bit data has been received.

If shift operation starts before writing data to SIO2TDB after SIO2CR<SIOS> is set to "1", SIO2SR<TXERR> is set immediately after starting shift operation. And INTSIO2 interrupt request is generated after all of the 8-bit data has been received.

SO2 pin is kept in high level when SIO2SR<TXERR> is set to "1". When transmit error occurs, transmit operation must be forcibly stop by writing SIO2CR<SIOINH> to "1" after the received data is read from SIO2RDB. In this case, SIO2CR<SIOS>, SIO2SR register, SIO2RDB register and SIO2TDB register are initialized.




Figure 15-15 Example of Transmit/Receive (Transmit) Error Processing

(b) Receive errors

Receive errors occur on the following situation. To protect SIO2RDB and the shift register contents, the received data is ignored while the SIO2SR<RXERR> is "1".


• Shift operation is finished before reading out received data from SIO2RDB at SIO2SR<RXF> is "1" in an external clock operation.

If receive error occurs, set the SIO2CR<SIOS> to "0" for reading the data that received immediately before error occurence. And read the data from SIO2RDB. Data in shift register (at errors occur) can be read by reading the SIO2RDB again.


When SIO2SR<RXERR> is cleared to "0" after reading the received data, SIO2SR<RXF> is cleared to "0".

After clearing SIO2CR<SIOS> to "0", when 8-bit serial clock is input to $\overline{SCK2}$ pin, receive operation is stopped. To restart the receive operation, confirm that SIO2SR<SIOF> is cleared to "0".

If the received error occurs, set the SIO2CR<SIOINH> to "1" for stopping the receive operation immediately. In this case, SIO2CR<SIOS>, SIO2SR register, SIO2RDB register and SIO2TDB register are initialized.









16. Serial Bus Interface(I²C Bus) Ver.-D (SBI)

The TMP86FS49AIFG has a serial bus interface which employs an I^2C bus.

The serial interface is connected to an external devices through SDA and SCL.

The serial bus interface pins are also used as the port. When used as serial bus interface pins, set the output latches of these pins to "1". When not used as serial bus interface pins, the port is used as a normal I/O port.

- Note 1: The serial bus interface can be used only in NORMAL1/2 and IDLE1/2 mode. It can not be used in IDLE0, SLOW1/2 and SLEEP0/1/2 mode.
- Note 2: The serial bus interface can be used only in the Standard mode of I²C. The fast mode and the high-speed mode can not be used.

Note 3: Please refoer to the I/O port section about the detail of setting port.

16.1 Configuration




Figure 16-1 Serial Bus Interface (SBI)

16.2 Control

The following registers are used for control the serial bus interface and monitor the operation status.

- Serial bus interface control register A (SBICRA)
- Serial bus interface control register B (SBICRB)
- Serial bus interface data buffer register (SBIDBR)
- I²C bus address register (I2CAR)
- Serial bus interface status register A (SBISRA)
- Serial bus interface status register B (SBISRB)

16.3 Software Reset

A serial bus interface circuit has a software reset function, when a serial bus interface circuit is locked by an external noise, etc.

To reset the serial bus interface circuit, write "10", "01" into the SWRST (Bit1, 0 in SBICRB).

And a status of software reset canbe read from SWRMON (Bit0 in SBISRA).

16.4 The Data Format in the I²C Bus Mode

The data format of the I^2C bus is shown below.




Figure 16-2 Data Format in of I²C Bus

16.5 I²C Bus Control

The following registers are used to control the serial bus interface and monitor the operation status of the I²C bus.

0H)	BC	A	СК		SCK	(Initial value: 0000 *0		
		1						
		5.0		ACK = 0 ACK = 1		< = 1	-	
		BC	Number of Clock	Bits	Number of Clock	Bits		
		000:	8	8	9	8		
		001:	1	1	2	1		
BC	Number of transferred bits	010:	2	2	3	2	Write	
		011:	3	3	4	3	only	
		100:	4	4	5	4		
		101:	5	5	6	5		
		110:	6	6	7	6		
		111:	7	7	8	7		
		ACK	Maste	er mode	Slave	mode		
ACK	Acknowledgement mode specification	0:	Not generate a an acknowledge	•	Not count a cloc an acknowledge	•	R/W	
	specification	1:	Generate a cloo acknowledgem		Count a clock pe acknowledgeme			
		SCK	n	At fc = 16 MHz	At fc = 8 MHz	At fc = 4 MHz		
		000:	4	Reserved	Reserved	100.0 kHz		
		001:	5	Reserved	Reserved	55.6 kHz		
	Serial clock (fscl) selection	010:	6	Reserved	58.8 kHz	29.4 kHz		
SCK	(Output on SCL pin)	011:	7	60.6 kHz	30.3 kHz	15.2 kHz	Write only	
	$[fscl = 1/(2^{n+1}/fc + 8/fc)]$	100:	8	30.8 kHz	15.4 kHz	7.7 kHz	Unity	
		101:	9	15.5 kHz	7.8 kHz	3.9 kHz		
		110:	10	7.8 kHz	3.9 kHz	1.9 kHz		
		111:	111: Reserved		erved			

Serial Bus Interface Control Register A

Note 1: fc: High-frequency clock [Hz], *: Don't care

Note 2: SBICRA cannot be used with any of read-modify-write instructions such as bit manipulation, etc. Note 3: Do not set SCK as the frequency that is over 100 kHz.

Serial Bus Interface Data Buffer Register

SBIDBR	7	6	5	4	3	2	1	0	
(0F91H)									(Initial value: **** ****) R/W

Note 1: For writing transmitted data, start from the MSB (Bit7).

Note 2: The data which was written into SBIDBR can not be read, since a write data buffer and a read buffer are independent in SBIDBR. Therefore, SBIDBR cannot be used with any of read-modify-write instructions such as bit manipulation, etc. Note 3: *: Don't care

I²C bus Address Register

I2CA	R	7	6	5	4	3	2	1	0			
(0F92H) Slave address								ALS	(Initial value:	lue: 0000 0000))0)	
		SA6	SA5	SA4	SA3	SA2	SA1	SA0	ALS			
												_
	SA	Slave	address sele	ection							Write	
	ALS	Addre	ss recognitio	n mode spea	;- 0:	0: Slave address recognition						
	ALS	ificatio	n		1:	1: Non slave address recognition						

Note 1: I2CAR is write-only register, which cannot be used with any of read-modify-write instruction such as bit manipulation, etc. Note 2: Do not set I2CAR to "00H" to avoid the incorrect response of acknowledgment in slave mode. (If "00H" is set to I2CAR as the Slave Address and a START Byte "01H" in I²C bus standard is recived, the device detects slave address match.)

Serial Bus Interface Control Register B

SBIC	RB	7	6	5	4	3	2	1	0		
(0F93	3H)	MST	TRX	BB	PIN	SE	BIM	SWRST1	SWRST0	(Initial value:	0001 0000)
										-	
	MST	Maste	r/slave selec	tion	0:	Slave					
	we r	Maora			1:	Master					
	TRX	Trans	mitter/receive	ar selection	0:	Receiver					
		Tians	Transmitter/receiver selection 1: Transmitter								
	BB	Stort/c	stop generati	<u></u>	0:	Generate a	stop conditi	on when MS	T, TRX and F	PIN are "1"	
	DD	Start/s	stop generati	UII	1:	Generate a	start conditi	ion when MS	T, TRX and F	PIN are "1"	
	PIN	Canad				 – (Can not 		Write			
	PIN	Cance	er interrupt se	ervice reques	1:	Cancel inte	rrupt service	e request			only
					00:	Port mode	(Serial bus i	nterface outp	ut disable)		
		Serial	bus interfac	e operating	01:	Reserved					
	SBIM	mode	selection		10:	I ² C bus mo	de				
					11:	Reserved					
	SWRST SWRST	Softwa	are reset sta	rt bit	Softwar	vare reset starts by first writing "10" and next writing "01"					


Note 1: Switch a mode to port after confirming that the bus is free.

Note 2: Switch a mode to I²C bus mode after confiming that the port is high level.

Note 3: SBICRB has write-only register and must not be used with any of read-modify-write instructions such as bit manipulation, etc.

Note 4: When the SWRST (Bit1, 0 in SBICRB) is written to "10", "01" in I²C bus mode, software reset is occurred. In this case, the SBICRA, I2CAR, SBISRA and SBISRB registers are initialized and the bits of SBICRB except the SBIM (Bit3, 2 in SBI-CRB) are also initialized.

Serial Bus Interface Status Register A



Serial Bus Interface Status Register B

SBISRB	7	6	5	4	3	2	1	0	_
(0F93H)	MST	TRX	BB	PIN	AL	AAS	AD0	LRB	(Initial value: 0001 0000)

MST	Master/slave selection status monitor	0: Slave	
WIG I		1: Master	
TRX	Transmitter/receiver selection status monitor	0: Receiver	
		1: Transmitter	
BB	Bus status monitor	0: Bus free	
		1: Bus busy	
PIN	Interrupt service requests sta- tus monitor	0: Requesting interrupt service	
		1: Releasing interrupt service request	Read
AL	Arbitration lost detection monitor	0: –	only
		1: Arbitration lost detected	
AAS	Slave address match detection monitor	0: -	
		1: Detect slave address match or "GENERAL CALL"	
AD0	"GENERAL CALL" detection monitor	0: -	
		1: Detect "GENERAL CALL"	
LRB	Last received bit monitor	0: Last receive bit is "0"	
LKD		1: Last receiv bit is "1"	

16.5.1 Acknowledgement mode specification

16.5.1.1 Acknowledgment mode (ACK = "1")

To set the device as an acknowledgment mode, the ACK (Bit4 in SBICRA) should be set to "1". When a serial bus interface circuit is a master mode, an additional clock pulse is generated for an acknowledge signal. In a slave mode, a clock is counted for the acknowledge signal.

In the master transmitter mode, the SDA pin is released in order to receive an acknowledge signal from the receiver during additional clock pulse cycle. In the master receiver mode, the SDA pin is set to low level generation an acknowledge signal during additional clock pulse cycle.

In a slave mode, when a received slave address matches to a slave address which is set to the I2CAR or when a "GENERAL CALL" is received, the SDA pin is set to low level generating an acknowledge signal. After the matching of slave address or the detection of "GENERAL CALL", in the transmitter, the SDA pin is released in order to receive an acknowledge signal from the receiver during additional clock pulse cycle. In a receiver, the SDA pin is set to low level generation an acknowledge signal during additional clock pulse cycle after the matching of slave address or the detection of "GENERAL CALL"

The Table 16-1 shows the SCL and SDA pins status in acknowledgment mode.

TADIE TO-T SUL AND SUA FINS STATUS IN ACKNOWIEQUEITIENT MOUR	Table 16-1	SCL and SDA Pins	Status in Acknowledgement Mode
--	------------	------------------	--------------------------------

Mode	Pin		Transmitter	Receiver
	SCL		An additional clock pulse is generated.	
Master	SDA		Released in order to receive an acknowledge signal.	Set to low level generating an acknowledge signal
Slave	SCL		A clock is counted for the acknowledge signal.	
	SDA	When slave address matches or a general call is detected	-	Set to low level generating an acknowledge signal.
		After matching of slave address or general call	Released in order to receive an acknowledge signal.	Set to low level generating an acknowledge signal.

16.5.1.2 Non-acknowledgment mode (ACK = "0")

To set the device as a non-acknowledgement mode, the ACK (Bit4 in SBICRA) should be cleared to "0".

In the master mode, a clock pulse for an acknowledge signal is not generated.

In the slave mode, a clock for a acknowledge signal is not counted.

16.5.2 Number of transfer bits

The BC (Bits7 to 5 in SBICRA) is used to select a number of bits for next transmitting and receiving data.

Since the BC is cleared to "000" by a start condition, a slave address and direction bit transmissions are always executed in 8 bits. Other than these, the BC retains a specified value.


16.5.3 Serial clock


16.5.3.1 Clock source

The SCK (Bits2 to 0 in SBICRA) is used to select a maximum transfer frequency output from the SCL pin in the master mode.

Four or more machine cycles are required for both high and low levels of pulse width in the external clock which is input from SCL pin.

Note: Since the serial bus interface can not be used as the fast mode and the high-speed mode, do not set SCK as the frequency that is over 100 kHz.





tSCKL, tSCKH > 4 tcyc

Note 1: fc = High-frequency clock Note 2: tcyc = 4/fc (in NORMAL mode, IDLE mode)

Figure 16-3 Clock Source

16.5.3.2 Clock synchronization

In the I^2C bus, in order to drive a bus with a wired AND, a master device which pulls down a clock pulse to low will, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse.

The serial bus interface circuit has a clock synchronization function. This function ensures normal transfer even if there are two or more masters on the same bus.

The example explains clock synchronization procedures when two masters simultaneously exist on a bus.




Figure 16-4 Clock Synchronization

As Master 1 pulls down the SCL pin to the low level at point "a", the SCL line of the bus becomes the low level. After detecting this situation, Master 2 resets counting a clock pulse in the high level and sets the SCL pin to the low level.

Master 1 finishes counting a clock pulse in the low level at point "b" and sets the SCL pin to the high level. Since Master 2 holds the SCL line of the bus at the low level, Master 1 waits for counting a clock pulse in the high level. After Master 2 sets a clock pulse to the high level at point "c" and detects the SCL line of the bus at the high level, Master 1 starts counting a clock pulse in the high level. Then, the master, which has finished the counting a clock pulse in the high level, pulls down the SCL pin to the low level.

The clock pulse on the bus is determined by the master device with the shortest high-level period and the master device with the longest low-level period from among those master devices connected to the bus.

16.5.4 Slave address and address recognition mode specification

When the serial bus interface circuit is used with an addressing format to recognize the slave address, clear the ALS (Bit0 in I2CAR) to "0", and set the SA (Bits7 to 1 in I2CAR) to the slave address.

When the serial bus interface circuit is used with a free data format not to recognize the slave address, set the ALS to "1". With a free data format, the slave address and the direction bit are not recognized, and they are processed as data from immediately after start condition.

16.5.5 Master/slave selection

To set a master device, the MST (Bit7 in SBICRB) should be set to "1". To set a slave device, the MST should be cleared to "0".

When a stop condition on the bus or an arbitration lost is detected, the MST is cleared to "0" by the hard-ware.

16.5.6 Transmitter/receiver selection

To set the device as a transmitter, the TRX (Bit6 in SBICRB) should be set to "1". To set the device as a receiver, the TRX should be cleared to "0". When data with an addressing format is transferred in the slave mode, the TRX is set to "1" by a hardware if the direction bit (R/\overline{W}) sent from the master device is "1", and is cleared to "0" by a hardware if the bit is "0". In the master mode, after an acknowledge signal is returned from the slave device, the TRX is cleared to "0" by a hardware if a transmitted direction bit is "1", and is set to "1" by a hardware if it is "0". When an acknowledge signal is not returned, the current condition is maintained.

When a stop condition on the bus or an arbitration lost is detected, the TRX is cleared to "0" by the hardware. " Table 16-2 TRX changing conditions in each mode " shows TRX changing conditions in each mode and TRX value after changing

Mode	Direction Bit	Conditions	TRX after Changing
Slave	"0"	A received slave address is	"0"
Mode	"1"	the same value set to I2CAR	"1"
Master	"0"	ACK eignel is returned	"1"
Mode	"1"	ACK signal is returned	"0"

Table 16-2 TRX changing conditions in each mode

When a serial bus interface circuit operates in the free data format, a slave address and a direction bit are not recognized. They are handled as data just after generating a start condition. The TRX is not changed by a hardware.

16.5.7 Start/stop condition generation

When the BB (Bit5 in SBISRB) is "0", a slave address and a direction bit which are set to the SBIDBR are output on a bus after generating a start condition by writing "1" to the MST, TRX, BB and PIN. It is necessary to set ACK to "1" beforehand.




Figure 16-5 Start Condition Generation and Slave Address Generation

When the BB is "1", sequence of generating a stop condition is started by writing "1" to the MST, TRX and PIN, and "0" to the BB. Do not modify the contents of MST, TRX, BB and PIN until a stop condition is generated on a bus.

When a stop condition is generated and the SCL line on a bus is pulled-down to low level by another device, a stop condition is generated after releasing the SCL line.




Figure 16-6 Stop Condition Generation

The bus condition can be indicated by reading the contents of the BB (Bit5 in SBISRB). The BB is set to "1" when a start condition on a bus is detected (Bus Busy State) and is cleared to "0" when a stop condition is detected (Bus Free State).

16.5.8 Interrupt service request and cancel

When a serial bus interface circuit is in the master mode and transferring a number of clocks set by the BC and the ACK is complete, a serial bus interface interrupt request (INTSBI) is generated.

In the slave mode, the conditions of generating INTSBI interrupt request are follows:

- At the end of acknowledge signal when the received slave address matches to the value set by the I2CAR
- At the end of acknowledge signal when a "GENERAL CALL" is received
- At the end of transferring or receiving after matching of slave address or receiving of "GENERAL CALL"

When a serial bus interface interrupt request occurs, the PIN (Bit4 in SBISRB) is cleared to "0". During the time that the PIN is "0", the SCL pin is pulled-down to low level.

Either writing data to SBIDBR or reading data from the SBIDBR sets the PIN to "1".

The time from the PIN being set to "1" until the SCL pin is released takes t_{LOW} .

Although the PIN (Bit4 in SBICRB) can be set to "1" by the softrware, the PIN can not be cleared to "0" by the softrware.

Note: When the arbitration lost occurs, if the slave address sent from the other master devices is not match, the INTSBI interrupt request is generated. But the PIN is not cleared.

16.5.9 Setting of I²C bus mode

The SBIM (Bit3 and 2 in SBICRB) is used to set I^2C bus mode.


Set the SBIM to "10" in order to set I^2C bus mode. Before setting of I^2C bus mode, confirm serial bus interface pins in a high level, and then, write "10" to SBIM. And switch a port mode after confirming that a bus is free.

16.5.10Arbitration lost detection monitor

Since more than one master device can exist simultaneously on a bus, a bus arbitration procedure is implemented in order to guarantee the contents of transferred data.

Data on the SDA line is used for bus arbitration of the I^2C bus.

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on a bus. Master 1 and Master 2 output the same data until point "a". After that, when Master 1 outputs "1" and Master 2 outputs "0", since the SDA line of a bus is wired AND, the SDA line is pulled-down to the low level by Master 2. When the SCL line of a bus is pulled-up at point "b", the slave device reads data on the SDA line, that is data in Master 2. Data transmitted from Master 1 becomes invalid. The state in Master 1 is called "arbitration lost". A master device which loses arbitration releases the SDA pin and the SCL pin in order not to effect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.





The serial bus interface circuit compares levels of a SDA line of a bus with its SDA pin at the rising edge of the SCL line. If the levels are unmatched, arbitration is lost and the AL (Bit3 in SBISRB) is set to "1".

When the AL is set to "1", the MST and TRX are cleared to "0" and the mode is switched to a slave receiver mode. Thus, the serial bus interface circuit stops output of clock pulses during data transfer after the AL is set to "1".

The AL is cleared to "0" by writing data to the SBIDBR, reading data from the SBIDBR or writing data to the SBICRB.




Figure 16-8 Example of when a Serial Bus Interface Circuit is a Master B

16.5.11 Slave address match detection monitor

In the slave mode, the AAS (Bit2 in SBISRB) is set to "1" when the received data is "GENERAL CALL" or the received data matches the slave address setting by I2CAR with an address recognition mode (ALS = 0).

When a serial bus interface circuit operates in the free data format (ALS = 1), the AAS is set to "1" after receiving the first 1-word of data.

The AAS is cleared to "0" by writing data to the SBIDBR or reading data from the SBIDBR.

16.5.12GENERAL CALL detection monitor

The AD0 (Bit1 in SBISRB) is set to "1" when all 8-bit received data is "0" immediately after a start condition in a slave mode. The AD0 is cleared to "0" when a start or stop condition is detected on a bus.

16.5.13Last received bit monitor

The SDA line value stored at the rising edge of the SCL line is set to the LRB (Bit0 in SBISRB). In the acknowledge mode, immediately after an INTSBI interrupt request is generated, an acknowledge signal is read by reading the contents of the LRB.

16.6 Data Transfer of I²C Bus

16.6.1 Device initialization

For initialization of device, set the ACK in SBICRA to "1" and the BC to "000". Specify the data length to 8 bits to count clocks for an acknowledge signal. Set a transfer frequency to the SCK in SBICRA.

Next, set the slave address to the SA in I2CAR and clear the ALS to "0" to set an addressing format.

After confirming that the serial bus interface pin is high level, for specifying the default setting to a slave receiver mode, clear "0" to the MST, TRX and BB in SBICRB, set "1" to the PIN, "10" to the SBIM, and "00" to bits SWRST1 and SWRST0.

Note: The initialization of a serial bus interface circuit must be complete within the time from all devices which are connected to a bus have initialized to and device does not generate a start condition. If not, the data can not be received correctly because the other device starts transferring before an end of the initialization of a serial bus interface circuit.

16.6.2 Start condition and slave address generation

Confirm a bus free status (BB = 0).

Set the ACK to "1" and specify a slave address and a direction bit to be transmitted to the SBIDBR.

By writing "1" to the MST, TRX, BB and PIN, the start condition is generated on a bus and then, the slave address and the direction bit which are set to the SBIDBR are output. The time from generating the START condition until the falling SCL pin takes t_{LOW} .

An INTSBI interrupt request occurs at the 9th falling edge of a SCL clock cycle, and the PIN is cleared to "0". The SCL pin is pulled-down to the low level while the PIN is "0". When an interrupt request occurs, the TRX changes by the hardware according to the direction bit only when an acknowledge signal is returned from the slave device.

- Note 1: Do not write a slave address to be output to the SBIDBR while data is transferred. If data is written to the SBIDBR, data to been outputting may be destroyed.
- Note 2: The bus free must be confirmed by software within 98.0 μ s (The shortest transmitting time according to the I²C bus standard) after setting of the slave address to be output. Only when the bus free is confirmed, set "1" to the MST, TRX, BB, and PIN to generate the start conditions. If the writing of slave address and setting of MST, TRX, BB and PIN doesn't finish within 98.0 μ s, the other masters may start the transferring and the slave address data written in SBIDBR may be broken.

SCL pin	
SDA pin	A6 A5 A4 A3 A2 A1 A0 R/W Start condition Slave address + Direction bit
PIN	
INTSBI interrupt request	۲

Figure 16-9 Start Condition Generation and Slave Address Transfer

16.6.3 1-word data transfer

Check the MST by the INTSBI interrupt process after an 1-word data transfer is completed, and determine whether the mode is a master or slave.


16.6.3.1 When the MST is "1" (Master mode)


Check the TRX and determine whether the mode is a transmitter or receiver.

(1) When the TRX is "1" (Transmitter mode)

Test the LRB. When the LRB is "1", a receiver does not request data. Implement the process to generate a stop condition (Described later) and terminate data transfer.

When the LRB is "0", the receiver requests next data. When the next transmitted data is other than 8 bits, set the BC, set the ACK to "1", and write the transmitted data to the SBIDBR. After writing the data, the PIN becomes "1", a serial clock pulse is generated for transferring a next 1 word of data from the SCL pin, and then the 1 word of data is transmitted. After the data is transmitted, and an INTSBI interrupt request occurs. The PIN become "0" and the SCL pin is set to low level. If the data to be transferred is more than one word in length, repeat the procedure from the LRB test above.





(2) When the TRX is "0" (Receiver mode)

When the next transmitted data is other than of 8 bits, set the BC again. Set the ACK to "1" and read the received data from the SBIDBR (Reading data is undefined immediately after a slave address is sent). After the data is read, the PIN becomes "1". A serial bus interface circuit outputs a serial clock pulse to the SCL pin to transfer next 1-word of data and sets the SDA pin to "0" at the acknowledge signal timing.

An INTSBI interrupt request occurs and the PIN becomes "0". Then a serial bus interface circuit outputs a clock pulse for 1-word of data transfer and the acknowledge signal each time that received data is read from the SBIDBR.




Figure 16-11 Example of when BC = "000", ACK = "1"

To make the transmitter terminate transmit, clear the ACK to "0" before reading data which is 1word before the last data to be received. A serial bus interface circuit does not generate a clock pulse for the acknowledge signal by clearing ACK. In the interrupt routine of end of transmission, when the BC is set to "001" and read the data, PIN is set to "1" and generates a clock pulse for a 1-bit data transfer. In this case, since the master device is a receiver, the SDA line on a bus keeps the highlevel. The transmitter receives the high-level signal as an ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After 1-bit data is received and an interrupt request has occurred, generate the stop condition to terminate data transfer.

SCL pin	
SDA pin	D7 / D6 / D5 / D4 / D3 / D2 / D1 / D0 / Acknowledge signa sent to a transmitte
PIN	
INTSBI interrupt request	
	Clear ACK to "0" before reading SBIDBR Set BC to "001" before reading SBIDBR



16.6.3.2 When the MST is "0" (Slave mode)

In the slave mode, a serial bus interface circuit operates either in normal slave mode or in slave mode after losing arbitration.

In the slave mode, the conditions of generating INTSBI interrupt request are follows:

- At the end of acknowledge sugnal when the received slave address matches to the value set by the I2CAR
- At the end of acknowledge sugnal when a "GENERAL CALL" is received
- At the end of transferring or receiving after matching of slave address or receiving of "GENERAL CALL"

A serial bus interface circuit changes to a slave mode if arbitration is lost in the master mode. And an INTSBI interrupt request occurs when word data transfer terminates after losing arbitration. The behavior of INTSBI interrupt request and PIN after losing arbitration are shown in Table 16-3.

Table 16-3 The Behavior of INTSBI interrupt request and PIN after Losing Arbitration

	When the Arbitration Lost Occurs during Trans- mission of Slave Address as a Master	When the Arbitration Lost Occurs during Trans- mission of Data as a Master Transmit Mode			
INTSBI interrupt request	INTSBI interrupt request is generated at the termination of word data.				
PIN	When the slave address matches the value set by I2CAR, the PIN is cleared to "0" by generating of INTSBI interrupt request. When the slave address doesn't match the value set by I2CAR, the PIN keeps "1".	PIN keeps "1" (PIN is not cleared to "0").			

When an INTSBI interrupt request occurs, the PIN (bit 4 in the SBICRB) is reset, and the SCL pin is set to low level. Either reading or writing from or to the SBIDBR or setting the PIN to "1" releases the SCL pin after taking t_{LOW} .

Check the AL (Bit3 in the SBISRB), the TRX (Bit6 in the SBISRB), the AAS (Bit2 in the SBISRB), and the AD0 (Bit1 in the SBISRB) and implements processes according to conditions listed in " Table 16-4 Operation in the Slave Mode ".

TRX	AL	AAS	AD0	Conditions	Process
	1	1	0	A serial bus interface circuit loses arbitra- tion when transmitting a slave address. And receives a slave address of which the value of the direction bit sent from another master is "1".	Set the number of bits in 1 word to the BC and write transmitted data to the SBIDBR.
1		1	0	In the slave receiver mode, a serial bus interface circuit receives a slave address of which the value of the direction bit sent from the master is "1".	
	0 0 0		0	In the slave transmitter mode, 1-word data is transmitted.	Test the LRB. If the LRB is set to "1", set the PIN to "1" since the receiver does not request next data. Then, clear the TRX to "0" to release the bus. If the LRB is set to "0", set the number of bits in 1 word to the BC and write transmitted data to the SBIDBR since the receiver requests next data.
	0 1 1/0 0 0 0		1/0	A serial bus interface circuit loses arbitra- tion when transmitting a slave address. And receives a slave address of which the value of the direction bit sent from another master is "0" or receives a "GENERAL CALL".	Read the SBIDBR for setting the PIN to "1" (Reading dummy data) or write "1" to the PIN.
0			0	A serial bus interface circuit loses arbitra- tion when transmitting a slave address or data. And terminates transferring word data.	A serial bus interface circuit is changed to slave mode. To clear AL to "0", read the SBIDBR or write the data to SBIDBR.
			1/0	In the slave receiver mode, a serial bus interface circuit receives a slave address of which the value of the direction bit sent from the master is "0" or receives "GEN- ERAL CALL".	Read the SBIDBR for setting the PIN to "1" (Reading dummy data) or write "1" to the PIN.
	0 1/0			In the slave receiver mode, a serial bus interface circuit terminates receiving of 1-word data.	Set the number of bits in 1-word to the BC and read received data from the SBIDBR.

Table 16-4 Operation in the Slave Mode

Note: In the slave mode, if the slave address set in I2CAR is "00H", a START Byte "01H" in I²C bus standard is recived, the device detects slave address match and the TRX is set to "1".

16.6.4 Stop condition generation

When the BB is "1", a sequence of generating a stop condition is started by setting "1" to the MST, TRX and PIN, and clear "0" to the BB. Do not modify the contents of the MST, TRX, BB, PIN until a stop condition is generated on a bus.

When a SCL line on a bus is pulled-down by other devices, a serial bus interface circuit generates a stop condition after they release a SCL line.

The time from the releasing SCL line until the generating the STOP condition takes t_{LOW} .




Figure 16-13 Stop Condition Generation

16.6.5 Restart

Restart is used to change the direction of data transfer between a master device and a slave device during transferring data. The following explains how to restart a serial bus interface circuit.

Clear "0" to the MST, TRX and BB and set "1" to the PIN. The SDA pin retains the high-level and the SCL pin is released. Since a stop condition is not generated on a bus, a bus is assumed to be in a busy state from other devices. Test the BB until it becomes "0" to check that the SCL pin of a serial bus interface circuit is released. Test the LRB until it becomes "1" to check that the SCL line on a bus is not pulled-down to the low level by other devices. After confirming that a bus stays in a free state, generate a start condition with procedure " 16.6.2 Start condition and slave address generation ".

In order to meet setup time when restarting, take at least $4.7 \ \mu s$ of waiting time by software from the time of restarting to confirm that a bus is free until the time to generate a start condition.

Note: When the master is in the receiver mode, it is necessary to stop the data transmission from the slave devcie before the STOP condtion is generated. To stop the transmission, the master device make the slave device receiving a negative acknowledge. Therefore, the LRB is "1" before generating the Restart and it can not be confirmed that SCL line is not pulled-down by other devices. Please confirm the SCL line state by reading the port.




Figure 16-14 Timing Diagram when Restarting


17.10-bit AD Converter (ADC)

The TMP86FS49AIFG have a 10-bit successive approximation type AD converter.


17.1 Configuration

The circuit configuration of the 10-bit AD converter is shown in Figure 17-1.

It consists of control register ADCCR1 and ADCCR2, converted value register ADCDR1 and ADCDR2, a DA converter, a sample-hold circuit, a comparator, and a successive comparison circuit.



Note: Before using AD converter, set appropriate value to I/O port register conbining a analog input port. For details, see the section on "I/O ports".



17.2 Register configuration

The AD converter consists of the following four registers:

1. AD converter control register 1 (ADCCR1)

This register selects the analog channels and operation mode (Software start or repeat) in which to perform AD conversion and controls the AD converter as it starts operating.

2. AD converter control register 2 (ADCCR2)

This register selects the AD conversion time and controls the connection of the DA converter (Ladder resistor network).


3. AD converted value register 1 (ADCDR1)

This register used to store the digital value fter being converted by the AD converter.

4. AD converted value register 2 (ADCDR2)

This register monitors the operating status of the AD converter.

AD Converter Control Register 1



ADRS	AD conversion start	- AD conversion start	
AMD	AD operating mode	AD operation disable Software start mode Reserved Repeat mode	
AINDS	Analog input control	Analog input enable Analog input disable	
SAIN	Analog input channel select	000: AIN0 001: AIN1 010: AIN2 011: AIN3 00: AIN4 01: AIN5 10: AIN6 11: AIN7 000: AIN8 001: AIN9 101: AIN10 111: AIN10 101: AIN11 00: AIN12 01: AIN13 10: AIN14 11: AIN15	R/W

Note 1: Select analog input channel during AD converter stops (ADCDR2<ADBF> = "0").

Note 2: When the analog input channel is all use disabling, the ADCCR1<AINDS> should be set to "1".


- Note 3: During conversion, Do not perform port output instruction to maintain a precision for all of the pins because analog input port use as general input port. And for port near to analog input, Do not input intense signaling of change.
- Note 4: The ADCCR1<ADRS> is automatically cleared to "0" after starting conversion.

Note 5: Do not set ADCCR1<ADRS> newly again during AD conversion. Before setting ADCCR1<ADRS> newly again, check ADCDR2<EOCF> to see that the conversion is completed or wait until the interrupt signal (INTADC) is generated (e.g., interrupt handling routine).

Note 6: After STOP or SLOW/SLEEP mode are started, AD converter control register1 (ADCCR1) is all initialized and no data can be written in this register. Therfore, to use AD converter again, set the ADCCR1 newly after returning to NORMAL1 or NORMAL2 mode.

TOSHIBA

AD Converter Control Register 2



IREFON	DA converter (Ladder resistor) connection control	0: 1:	Connected only during AD conversion Always connected	
ACK	AD conversion time select (Refer to the following table about the con- version time)	000: 001: 010: 011: 100: 101: 110: 111:	39/fc Reserved 78/fc 156/fc 312/fc 624/fc 1248/fc Reserved	R/W

Note 1: Always set bit0 in ADCCR2 to "0" and set bit4 in ADCCR2 to "1".

Note 2: When a read instruction for ADCCR2, bit6 to 7 in ADCCR2 read in as undefined data.

Note 3: After STOP or SLOW/SLEEP mode are started, AD converter control register2 (ADCCR2) is all initialized and no data can be written in this register. Therfore, to use AD converter again, set the ADCCR2 newly after returning to NORMAL1 or NORMAL2 mode.

Condition ACK	Conversion time	16 MHz	8 MHz	4 MHz	2 MHz	10 MHz	5 MHz	2.5 MHz		
000	39/fc	-	-	-	19.5 μs	-	-	15.6 μs		
001	Reserved									
010	78/fc	-	-	19.5 μs	39.0 μs	-	15.6 μs	31.2 μs		
011	156/fc	-	19.5 μs	39.0 μs	78.0 μs	15.6 μs	31.2 μs	62.4 μs		
100	312/fc	19.5 μs	39.0 μs	78.0 μs	156.0 μs	31.2 μs	62.4 μs	124.8 μs		
101	624/fc	39.0 μs	78.0 μs	156.0 μs	-	62.4 μs	124.8 μs	-		
110	1248/fc	78.0 μs	156.0 μs	-	-	124.8 μs	-	-		
111	Reserved									


Table 17-1 ACK setting and Conversion time

Note 1: Setting for "-" in the above table are inhibited. fc: High Frequency oscillation clock [Hz]

Note 2: Set conversion time setting should be kept more than the following time by Analog reference voltage (VAREF) .

- VAREF = 3.0 to 5.5 V 31.2 μs and more

AD Converted value Register 1



AD Converted value Register 2

ADCDR2	7	6	5	4	3	2	1	0	
(001EH)	AD01	AD00	EOCF	ADBF					(Initial value: 0000 ****)

⁻ VAREF = 4.5 to 5.5 V 15.6 μs and more

EOCF	AD conversion end flag	0: 1:	Before or during conversion Conversion completed	Read
ADBF	AD conversion BUSY flag	0: 1:	During stop of AD conversion During AD conversion	only

Note 1: The ADCDR2<EOCF> is cleared to "0" when reading the ADCDR1. Therfore, the AD conversion result should be read to ADCDR2 more first than ADCDR1.

Note 2: The ADCDR2<ADBF> is set to "1" when AD conversion starts, and cleared to "0" when AD conversion finished. It also is cleared upon entering STOP mode or SLOW mode .

Note 3: If a read instruction is executed for ADCDR2, read data of bit3 to bit0 are unstable.

17.3 Function

17.3.1 Software Start Mode

After setting ADCCR1<AMD> to "01" (software start mode), set ADCCR1<ADRS> to "1". AD conversion of the voltage at the analog input pin specified by ADCCR1<SAIN> is thereby started.

After completion of the AD conversion, the conversion result is stored in AD converted value registers (ADCDR1, ADCDR2) and at the same time ADCDR2<EOCF> is set to 1, the AD conversion finished interrupt (INTADC) is generated.

ADRS is automatically cleared after AD conversion has started. Do not set ADCCR1<ADRS> newly again (Restart) during AD conversion. Before setting ADRS newly again, check ADCDR2<EOCF> to see that the conversion is completed or wait until the interrupt signal (INTADC) is generated (e.g., interrupt handling routine).




Figure 17-2 Software Start Mode

17.3.2 Repeat Mode

AD conversion of the voltage at the analog input pin specified by ADCCR1<SAIN> is performed repeatedly. In this mode, AD conversion is started by setting ADCCR1<ADRS> to "1" after setting ADCCR1<AMD> to "11" (Repeat mode).

After completion of the AD conversion, the conversion result is stored in AD converted value registers (ADCDR1, ADCDR2) and at the same time ADCDR2<EOCF> is set to 1, the AD conversion finished interrupt (INTADC) is generated.

In repeat mode, each time one AD conversion is completed, the next AD conversion is started. To stop AD conversion, set ADCCR1<AMD> to "00" (Disable mode) by writing 0s. The AD convert operation is stopped immediately. The converted value at this time is not stored in the AD converted value register.




Figure 17-3 Repeat Mode

17.3.3 Register Setting

- 1. Set up the AD converter control register 1 (ADCCR1) as follows:
 - Choose the channel to AD convert using AD input channel select (SAIN).
 - Specify analog input enable for analog input control (AINDS).
 - Specify AMD for the AD converter control operation mode (software or repeat mode).
- 2. Set up the AD converter control register 2 (ADCCR2) as follows:
 - Set the AD conversion time using AD conversion time (ACK). For details on how to set the conversion time, refer to Figure 17-1 and AD converter control register 2.
 - Choose IREFON for DA converter control.
- 3. After setting up (1) and (2) above, set AD conversion start (ADRS) of AD converter control register 1 (ADCCR1) to "1". If software start mode has been selected, AD conversion starts immediately.
- 4. After an elapse of the specified AD conversion time, the AD converted value is stored in AD converted value register 1 (ADCDR1) and the AD conversion finished flag (EOCF) of AD converted value register 2 (ADCDR2) is set to "1", upon which time AD conversion interrupt INTADC is generated.
- 5. EOCF is cleared to "0" by a read of the conversion result. However, if reconverted before a register read, although EOCF is cleared the previous conversion result is retained until the next conversion is completed.

TOSHIBA

Example :After selecting the conversion time 19.5 µs at 16 MHz and the analog input channel AIN3 pin, perform AD conversion once. After checking EOCF, read the converted value, store the lower 2 bits in address 0009EH nd store the upper 8 bits in address 0009FH in RAM. The operation mode is software start mode.

	: (port setting)	:	;Set port register approrriately before setting AD converter registers.
	:	:	(Refer to section I/O port in details)
	LD	(ADCCR1), 00100011B	; Select AIN3
	LD	(ADCCR2), 11011000B	;Select conversion time(312/fc) and operation mode
	SET	(ADCCR1) . 7	; ADRS = 1(AD conversion start)
SLOOP :	TEST	(ADCDR2) . 5	; EOCF= 1 ?
	JRS	T, SLOOP	
	LD	A , (ADCDR2)	; Read result data
	LD	(9EH) , A	
	LD	A , (ADCDR1)	; Read result data
	LD	(9FH), A	

17.4 STOP/SLOW Modes during AD Conversion

When standby mode (STOP or SLOW mode) is entered forcibly during AD conversion, the AD convert operation is suspended and the AD converter is initialized (ADCCR1 and ADCCR2 are initialized to initial value). Also, the conversion result is indeterminate. (Conversion results up to the previous operation are cleared, so be sure to read the conversion results before entering standby mode (STOP or SLOW mode).) When restored from standby mode (STOP or SLOW mode), AD conversion is not automatically restarted, so it is necessary to restart AD conversion. Note that since the analog reference voltage is automatically disconnected, there is no possibility of current flowing into the analog reference voltage.

17.5 Analog Input Voltage and AD Conversion Result

The analog input voltage is corresponded to the 10-bit digital value converted by the AD as shown in Figure 17-4.




Figure 17-4 Analog Input Voltage and AD Conversion Result (Typ.)

17.6 Precautions about AD Converter

17.6.1 Restrictions for AD Conversion interrupt (INTADC) usage

When an AD interrupt is used, it may not be processed depending on program composition. For example, if an INTADC interrupt request is generated while an interrupt with priority lower than the interrupt latch IL15 (INTADC) is being accepted, the INTADC interrupt latch may be cleared without the INTADC interrupt being processed.

The completion of AD conversion can be detected by the following methods:

(1) Method not using the AD conversion end interrupt

Whether or not AD conversion is completed can be detected by monitoring the AD conversion end flag (EOCF) by software. This can be done by polling EOCF or monitoring EOCF at regular intervals after start of AD conversion.

(2) Method for detecting AD conversion end while a lower-priority interrupt is being processed

While an interrupt with priority lower than INTADC is being processed, check the AD conversion end flag (EOCF) and interrupt latch IL15. If IL15 = 0 and EOCF = 1, call the AD conversion end interrupt processing routine with consideration given to PUSH/POP operations. At this time, if an interrupt request with priority higher than INTADC has been set, the AD conversion end interrupt processing routine will be executed first against the specified priority. If necessary, we recommend that the AD conversion end interrupt processing routine be called after checking whether or not an interrupt request with priority higher than INTADC has been set.

17.6.2 Analog input pin voltage range

Make sure the analog input pins (AIN0 to AIN15) are used at voltages within VAREF to VSS. If any voltage outside this range is applied to one of the analog input pins, the converted value on that pin becomes uncertain. The other analog input pins also are affected by that.

17.6.3 Analog input shared pins

The analog input pins (AIN0 to AIN15) are shared with input/output ports. When using any of the analog inputs to execute AD conversion, do not execute input/output instructions for all other ports. This is necessary to prevent the accuracy of AD conversion from degrading. Not only these analog input shared pins, some other pins may also be affected by noise arising from input/output to and from adjacent pins.

17.6.4 Noise Countermeasure

The internal equivalent circuit of the analog input pins is shown in Figure 17-5. The higher the output impedance of the analog input source, more easily they are susceptible to noise. Therefore, make sure the output impedance of the signal source in your design is $5 \text{ k}\Omega$ or less. Toshiba also recommends attaching a capacitor external to the chip.




Figure 17-5 Analog Input Equivalent Circuit and Example of Input Pin Processing

18. Key-on Wakeup (KWU)

In the TMP86FS49AIFG, the STOP mode is released by not only P20(INT5/STOP) pin but also four (STOP0 to STOP3) pins.

When the STOP mode is released by STOP0 to STOP3 pins, the $\overline{\text{STOP}}$ pin needs to be used. In details, refer to the following section "18.2 Control ".

18.1 Configuration




Figure 18-1 Key-on Wakeup Circuit

18.2 Control

STOP0 to STOP3 pins can controlled by Key-on Wakeup Control Register (STOPCR). It can be configured as enable/disable in 1-bit unit. When those pins are used for STOP mode release, configure corresponding I/O pins to input mode by I/O port register beforehand.

STOPCR	7	6	5	4	3	2	1	0		
(0F9FH)	STOP3	STOP2	STOP1	STOP0					(Initial value: 0000 ****)	
						•	•	•	_	
	STOP3	STOP mod	de released	by STOP3		-	Disable Enable			Write only
										· ·
	STOP2	STOP mod	de released	by STOP2		-	Disable Enable			Write only
	STOP1	STOP mod	de released	by STOP1		-	Disable			Write
							Enable			only
	STOP0	STOP mod	de released	by STOP0		-	Disable			Write
						1:1	Enable			only

Key-on Wakeup Control Register

18.3 Function

Stop mode can be entered by setting up the System Control Register (SYSCR1), and can be exited by detecting the "L" level on STOP0 to STOP3 pins, which are enabled by STOPCR, for releasing STOP mode (Note1).

Also, each level of the STOP0 to STOP3 pins can be confirmed by reading corresponding I/O port data register, check all STOP0 to STOP3 pins "H" that is enabled by STOPCR before the STOP mode is startd (Note2,3).

- Note 1: When the STOP mode released by the edge release mode (SYSCR1<RELM> = "0"), inhibit input from STOP0 to STOP3 pins by Key-on Wakeup Control Register (STOPCR) or must be set "H" level into STOP0 to STOP3 pins that are available input during STOP mode.
- Note 2: When the STOP pin input is high or STOP0 to STOP3 pins inputwhich is enabled by STOPCR is low, executing an instruction which starts STOP mode will not place in STOP mode but instead will immediately start the release sequence (Warm up).
- Note 3: The input circuit of Key-on Wakeup input and Port input is separatedÅAso each input voltage threshold value is diffrent. Therefore, a value comes from port input before STOP mode start may be diffrent from a value which is detected by Key-on Wakeup input (Figure 18-2).
- Note 4: STOP pin doesn't have the control register such as STOPCR, so when STOP mode is released by STOP0 to STOP3 pins, STOP pin also should be used as STOP mode release function.
- Note 5: In STOP mode, Key-on Wakeup pin which is enabled as input mode (for releasing STOP mode) by Key-on Wakeup Control Register (STOPCR) may genarate the penetration current, so the said pin must be disabled AD conversion input (analog voltage input).
- Note 6: When the STOP mode is released by STOP0 to STOP3 pins, the level of STOP pin should hold "L" level (Figure 18-3).




Figure 18-2 Key-on Wakeup Input and Port Input




Figure 18-3 Priority of STOP pin and STOP0 to STOP3 pins

	Release l	evel (edge)
	i telease i	ever (euge)
Pin name	SYSCR1 <relm>="1" (Note2)</relm>	SYSCR1 <relm>="0"</relm>
STOP	"H" level	Rising edge
STOP0	"L" level	Don't use (Note1)
STOP1	"L" level	Don't use (Note1)
STOP2	"L" level	Don't use (Note1)
STOP3	"L" level	Don't use (Note1)

Table 18-1 Release level (edge) of STOP mode

19. Flash Memory

TMP86FS49AIFG has 61440byte flash memory (address: 1000H to FFFFH). The write and erase operations to the flash memory are controlled in the following three types of mode.

- MCU mode

The flash memory is accessed by the CPU control in the MCU mode. This mode is used for software bug correction and firmware change after shipment of the device since the write operation to the flash memory is available by retaining the application behavior.

- Serial PROM mode

The flash memory is accessed by the CPU control in the serial PROM mode. Use of the serial interface (UART) enables the flash memory to be controlled by the small number of pins. TMP86FS49AIFG in the serial PROM mode supports on-board programming which enables users to program flash memory after the microcontroller is mounted on a user board.

- Parallel PROM mode

The parallel PROM mode allows the flash memory to be accessed as a stand-alone flash memory by the program writer provided by the third party. High-speed access to the flash memory is available by controlling address and data signals directly. For the support of the program writer, please ask Toshiba sales representative.

In the MCU and serial PROM modes, the flash memory control register (FLSCR) is used for flash memory control. This chapter describes how to access the flash memory using the flash memory control register (FLSCR) in the MCU and serial PROM modes.

19.1 Flash Memory Control

Flash Memory Control Register

The flash memory is controlled via the flash memory control register (FLSCR).

FLSCR 0 6 3 2 1 (0FFFH) FLSMD BANKSEL (Initial value : 1100 1***) 1100: Disable command sequence execution Flash memory command sequence exe-FLSMD R/W 0011: Enable command sequence execution cution control Others: Reserved Flash memory bank select control 0: Select BANK0 BANKSEL R/W (Serial PROM mode only) 1: Select BANK1

Note 1: The command sequence of the flash memory can be executed only when FLSMD="0011B". In other cases, any attempts

- to execute the command sequence are ineffective.
- Note 2: FLSMD must be set to either "1100B" or "0011B".

Note 3: BANKSEL is effective only in the serial PROM mode. In the MCU mode, the flash memory is always accessed with actual addresses (1000-FFFFH) regardless of BANKSEL.

Note 4: Bits 2 through 0 in FLSCR are always read as don't care.

19.1.1 Flash Memory Command Sequence Execution Control (FLSCR<FLSMD>)

The flash memory can be protected from inadvertent write due to program error or microcontroller misoperation. This write protection feature is realized by disabling flash memory command sequence execution via the flash memory control register (write protect). To enable command sequence execution, set FLSCR<FLSMD> to "0011B". To disable command sequence execution, set FLSCR<FLSMD> to "1100B". After reset, FLSCR<FLSMD> is initialized to "1100B" to disable command sequence execution. Normally, FLSCR<FLSMD> should be set to "1100B" except when the flash memory needs to be written or erased.

19.1.2 Flash Memory Bank Select Control (FLSCR<BANKSEL>)

In the serial PROM mode, a 2-kbyte BOOTROM is mapped to addresses 7800H-7FFFH and the flash memory is mapped to 2 banks at 8000H-FFFFH. Flash memory addresses 1000H-7FFFH are mapped to 9000H-FFFFH as BANK0, and flash memory addresses 8000H-FFFFH are mapped to 8000H-FFFFH as BANK1. FLSCR<BANKSEL> is used to switch between these banks. For example, to access the flash memory address 7000H, set FLSCR<BANKSEL> to "0" and then access F000H. To access the flash memory address 9000H, set FLSCR<BANKSEL> to "1" and then access 9000H.

In the MCU mode, the flash memory is accessed with actual addresses at 1000H-FFFFH. In this case, FLSCR<BANKSEL> is ineffective (i.e., its value has no effect on other operations).

Operating Mode	FLSCR <banksel></banksel>	Access Area	Specified Address	
MCU mode	Don't care	1000H-FFFH		
Sarial DDOM made	0 (BANK0)	1000H-7FFFH 9000H-FFFFH		
Serial PROM mode	1 (BANK1)	8000H-FFFFH		

Table 19-1 Flash Memory Access

19.2 Command Sequence

The command sequence in the MCU and the serial PROM modes consists of six commands (JEDEC compatible), as shown in Table 19-2. Addresses specified in the command sequence are recognized with the lower 12 bits (excluding BA, SA, and FF7FH used for read protection). The upper 4 bits are used to specify the flash memory area, as shown in Table 19-3.

	Command		s Write vcle		is Write cle		s Write cle		s Write cle		s Write cle		s Write vcle
	Sequence	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
1	Byte program	555H	AAH	AAAH	55H	555H	A0H	BA (Note 1)	Data (Note 1)	-	-	-	-
2	Sector Erase (4-kbyte Erase)	555H	AAH	AAAH	55H	555H	80H	555H	AAH	AAAH	55H	SA (Note 2)	30H
3	Chip Erase (All Erase)	555H	AAH	AAAH	55H	555H	80H	555H	AAH	AAAH	55H	555H	10H
4	Product ID Entry	555H	AAH	AAAH	55H	555H	90H	-	-	-	-	-	-
	Product ID Exit	XXH	F0H	-	-	-	-	-	-	-	-	-	-
5	Product ID Exit	555H	AAH	AAAH	55H	555H	F0H	-	-	-	-	-	-
6	Read Protect	555H	AAH	AAAH	55H	555H	A5H	FF7FH	00H	-	-	-	-

Table 19-2 Command Sequence

Note 1: Set the address and data to be written.

Note 2: The area to be erased is specified with the upper 4 bits of the address.

Table 19-3 Address Specification in the Command Seque	ence
---	------

Operating Mode	FLSCR <banksel></banksel>	Specified Address
MCU mode	Don't care	1***H-F***H
Serial PROM mode	0 (BANK0)	9***H-F***H
Senai PROM mode	1 (BANK1)	8***H-F***H

19.2.1 Byte Program

This command writes the flash memory for each byte unit. The addresses and data to be written are specified in the 4th bus write cycle. Each byte can be programmed in a maximum of 40 μ s. The next command sequence cannot be executed until the write operation is completed. To check the completion of the write operation, perform read operations repeatedly until the same data is read twice from the same address in the flash memory. During the write operation, any consecutive attempts to read from the same address is reversed bit 6 of the data (toggling between 0 and 1).

Note: To rewrite data to Flash memory addresses at which data (including FFH) is already written, make sure to erase the existing data by "sector erase" or "chip erase" before rewriting data.

19.2.2 Sector Erase (4-kbyte Erase)

This command erases the flash memory in units of 4 kbytes. The flash memory area to be erased is specified by the upper 4 bits of the 6th bus write cycle address. For example, in the MCU mode, to erase 4 kbytes from 7000H to 7FFFH, specify one of the addresses in 7000H-7FFFH as the 6th bus write cycle. In the serial PROM mode, to erase 4 kbytes from 7000H to 7FFFH, set FLSCR<BANKSEL> to "0" and then specify one of the addresses in F000H-FFFFH as the 6th bus write cycle. The sector erase command is effective only in the MCU and serial PROM modes, and it cannot be used in the parallel PROM mode.

A maximum of 30 ms is required to erase 4 kbytes. The next command sequence cannot be executed until the erase operation is completed. To check the completion of the erase operation, perform read operations repeatedly for data polling until the same data is read twice from the same address in the flash memory. During the erase operation, any consecutive attempts to read from the same address is reversed bit 6 of the data (toggling between 0 and 1).

19.2.3 Chip Erase (All Erase)

This command erases the entire flash memory in approximately 30 ms. The next command sequence cannot be executed until the erase operation is completed. To check the completion of the erase operation, perform read operations repeatedly for data polling until the same data is read twice from the same address in the flash memory. During the erase operation, any consecutive attempts to read from the same address is reversed bit 6 of the data (toggling between 0 and 1). After the chip is erased, all bytes contain FFH.

19.2.4 Product ID Entry

This command activates the Product ID mode. In the Product ID mode, the vendor ID, the flash ID, and the read protection status can be read from the flash memory.

Address	Meaning	Read Value
F000H	Vendor ID	98H
F001H	Flash macro ID	41H
		0EH: 60 kbytes
	Flash size	0BH: 48 kbytes
		07H: 32 kbytes
F002H		05H: 24 kbytes
		03H: 16 kbytes
		01H: 8 kbytes
		00H: 4 kbytes
	Read protection status	FFH: Read protection disabled
FF7FH		Other than FFH: Read protection enabled

Table 19-4 Values To Be Read in the Product ID Mode

Note: The value at address F002H (flash size) depends on the size of flash memory incorporated in each product. For example, if the product has 60-kbyte flash memory, "0EH" is read from address F002H.

19.2.5 Product ID Exit

This command is used to exit the Product ID mode.

19.2.6 Read Protect

This command enables the read protection setting in the flash memory. When the read protection is enabled, the flash memory cannot be read in the parallel PROM mode. In the serial PROM mode, the flash write and RAM loader commands cannot be executed.

To enable the read protection setting in the serial PROM mode, set FLSCR<BANKSEL> to "1" before executing the read protect command sequence. To disable the read protection setting, it is necessary to execute the chip erase command sequence. Whether or not the read protection is enabled can be checked by reading FF7FH in the Product ID mode. For details, see Table 19-4. It takes a maximum of 40 μ s to set read protection in the flash memory. The next command sequence cannot be executed until this operation is completed. To check the completion of the read protect operation, perform read operations repeatedly for data polling until the same data is read twice from the same address in the flash memory. During the read protect operation, any attempts to read from the same address is reversed bit 6 of the data (toggling between 0 and 1).

19.3 Toggle Bit (D6)

After the byte program, chip erase, and read protect command sequence is executed, any consecutive attempts to read from the same address is reversed bit 6 (D6) of the data (toggling between 0 and 1) until the operation is completed. Therefore, this toggle bit provides a software mechanism to check the completion of each operation. Usually perform read operations repeatedly for data polling until the same data is read twice from the same address in the flash memory. After the byte program, chip erase, or read protect command sequence is executed, the initial read of the toggle bit always produces a "1".

19.4 Access to the Flash Memory Area

When the write, erase and read protections are set in the flash memory, read and fetch operations cannot be performed in the entire flash memory area. Therefore, to perform these operations in the entire flash memory area, access to the flash memory area by the control program in the BOOTROM or RAM area. (The flash memory program cannot write to the flash memory.) The serial PROM or MCU mode is used to run the control program in the BOOTROM or RAM area.

- Note 1: The flash memory can be written or read for each byte unit. Erase operations can be performed either in the entire area or in units of 4 kbytes, whereas read operations can be performed by an one transfer instruction. However, the command sequence method is adopted for write and erase operations, requiring several-byte transfer instructions for each operation.
- Note 2: To rewrite data to Flash memory addresses at which data (including FFH) is already written, make sure to erase the existing data by "sector erase" or "chip erase" before rewriting data.

19.4.1 Flash Memory Control in the Serial PROM Mode

The serial PROM mode is used to access to the flash memory by the control program provided in the BOOTROM area. Since almost of all operations relating to access to the flash memory can be controlled simply by the communication data of the serial interface (UART), these functions are transparent to the user. For the details of the serial PROM mode, see "Serial PROM Mode."

To access to the flash memory by using peripheral functions in the serial PROM mode, run the RAM loader command to execute the control program in the RAM area. The procedures to execute the control program in the RAM area is shown in "19.4.1.1 How to write to the flash memory by executing the control program in the RAM area (in the RAM loader mode within the serial PROM mode) ".

19.4.1.1 How to write to the flash memory by executing the control program in the RAM area (in the RAM loader mode within the serial PROM mode)

(Steps 1 and 2 are controlled by the BOOTROM, and steps 3 through 10 are controlled by the control program executed in the RAM area.)

- 1. Transfer the write control program to the RAM area in the RAM loader mode.
- 2. Jump to the RAM area.
- 3. Disable (DI) the interrupt master enable flag (IMF \leftarrow "0").
- 4. Set FLSCR<FLSMD> to "0011B" (to enable command sequence execution).
- 5. Execute the erase command sequence.
- Read the same flash memory address twice.
 (Repeat step 6 until the same data is read by two consecutive reads operations.)
- (Repeat step 0 until the same data is fead by two consecutive reads
- 7. Specify the bank to be written in FLSCR<BANKSEL>.
- 8. Execute the write command sequence.
- Read the same flash memory address twice. (Repeat step 9 until the same data is read by two consecutive reads operations.)
- 10. Set FLSCR<FLSMD> to "1100B" (to disable command sequence execution).
- Note 1: Before writing to the flash memory in the RAM area, disable interrupts by setting the interrupt master enable flag (IMF) to "0". Usually disable interrupts by executing the DI instruction at the head of the write control program in the RAM area.
- Note 2: Since the watchdog timer is disabled by the BOOTROM in the RAM loader mode, it is not required to disable the watchdog timer by the RAM loader program.

-	intempte in fitter	emp erasare,	the program in the real	
		DI		: Disable interrupts (IMF +"0")
		LD	(FLSCR),0011_1000B	: Enable command sequence execution.
		LD	IX,0F555H	
		LD	IY,0FAAAH	
		LD	HL,0F000H	
	; #### Flash Memo	ry Chip erase P	rocess ####	
		LD	(IX),0AAH	: 1st bus write cycle
		LD	(IY),55H	: 2nd bus write cycle
		LD	(IX),80H	: 3rd bus write cycle
		LD	(IX),0AAH	: 4th bus write cycle
		LD	(IY),55H	: 5th bus write cycle
		LD	(IX),10H	: 6th bus write cycle
	sLOOP1:	LD	W,(IX)	
		CMP	W,(IX)	
		JR	NZ,sLOOP1	: Loop until the same value is read.
		SET	(FLSCR).3	: Set BANK1.
	; #### Flash Memo	ry Write Process	s ####	
		LD	(IX),0AAH	: 1st bus write cycle
		LD	(IY),55H	: 2nd bus write cycle
		LD	(IX),0A0H	: 3rd bus write cycle
		LD	(HL),3FH	: 4th bus write cycle, (F000H)=3FH
	sLOOP2:	LD	W,(HL)	
		CMP	W,(HL)	
		JR	NZ,sLOOP2	: Loop until the same value is read.
		LD	(FLSCR),1100_1000B	: Disable command sequence execution.
	sLOOP3:	JP	sLOOP3	

Example : After chip erasure, the program in the RAM area writes data 3FH to address F000H.

19.4.2 Flash Memory Control in the MCU mode

In the MCU mode, write operations are performed by executing the control program in the RAM area. Before execution of the control program, copy the control program into the RAM area or obtain it from the external using the communication pin. The procedures to execute the control program in the RAM area in the MCU mode are described below.

19.4.2.1 How to write to the flash memory by executing a user write control program in the RAM area (in the MCU mode)

(Steps 1 and 2 are controlled by the program in the flash memory, and steps 3 through 11 are controlled by the control program in the RAM area.)

- 1. Transfer the write control program to the RAM area.
- 2. Jump to the RAM area.
- 3. Disable (DI) the interrupt master enable flag (IMF \leftarrow "0").
- 4. Disable the watchdog timer, if it is used.
- 5. Set FLSCR<FLSMD> to "0011B" (to enable command sequence execution).
- 6. Execute the erase command sequence.
- Read the same flash memory address twice.
 (Repeat step 7 until the same data is read by two consecutive read operations.)
- 8. Execute the write command sequence. (It is not required to specify the bank to be written.)
- 9. Read the same flash memory address twice. (Repeat step 9 until the same data is read by two consecutive read operations.)
- 10. Set FLSCR<FLSMD> to "1100B" (to disable command sequence execution).
- 11. Jump to the flash memory area.
- Note 1: Before writing to the flash memory in the RAM area, disable interrupts by setting the interrupt master enable flag (IMF) to "0". Usually disable interrupts by executing the DI instruction at the head of the write control program in the RAM area.
- Note 2: When writing to the flash memory, do not intentionally use non-maskable interrupts (the watchdog timer must be disabled if it is used). If a non-maskable interrupt occurs while the flash memory is being written, unexpected data is read from the flash memory (interrupt vector), resulting in malfunction of the microcontroller.

Example .Arter E000		ie (200011-21111), uie	program in the KAW area writes data 51 H to add
	DI		: Disable interrupts (IMF←"0")
	LD	(WDTCR2),4EH	: Clear the WDT binary counter.
	LDW	(WDTCR1),0B101H	: Disable the WDT.
	LD	(FLSCR),0011_1000B	: Enable command sequence execution.
	LD	IX,0F555H	
	LD	IY,0FAAAH	
	LD	HL,0E000H	
; #### Flash Mem	ory Sector Erase	e Process ####	
	LD	(IX),0AAH	: 1st bus write cycle
	LD	(IY),55H	: 2nd bus write cycle
	LD	(IX),80H	: 3rd bus write cycle
	LD	(IX),0AAH	: 4th bus write cycle
	LD	(IY),55H	: 5th bus write cycle
	LD	(HL),30H	: 6th bus write cycle
sLOOP1:	LD	W,(IX)	
	CMP	W,(IX)	
	JR	NZ,sLOOP1	: Loop until the same value is read.
; #### Flash Mem	ory Write Proces	s ####	
	LD	(IX),0AAH	: 1st bus write cycle
	LD	(IY),55H	: 2nd bus write cycle
	LD	(IX),0A0H	: 3rd bus write cycle
	LD	(HL),3FH	: 4th bus write cycle, (1000H)=3FH
sLOOP2:	LD	W,(HL)	
	CMP	W,(HL)	
	JR	NZ,sLOOP2	: Loop until the same value is read.
	LD	(FLSCR),1100_1000B	: Disable command sequence execution.
	JP	ХХХХН	: Jump to the flash memory area.

Example :After sector erasure (E000H-EFFFH), the program in the RAM area writes data 3FH to address E000H.

Example : This write control program reads data from address F000H and stores it to 98H in the RAM area.

LD	A,(0F000H)	: Read data from address F000H.
LD	(98H),A	: Store data to address 98H.

20. Serial PROM Mode

20.1 Outline

The TMP86FS49AIFG has a 2048 byte BOOTROM (Mask ROM) for programming to flash memory. The BOOTROM is available in the serial PROM mode, and controlled by TEST, BOOT and RESET pins. Communication is performed via UART. The serial PROM mode has seven types of operating mode: Flash memory writing, RAM loader, Flash memory SUM output, Product ID code output, Flash memory status output, Flash memory erasing and Flash memory read protection setting. Memory address mapping in the serial PROM mode differs from that in the MCU mode. Figure 20-1 shows memory address mapping in the serial PROM mode.

Table 20-1 Operating Range in the Serial PROM Mode

Parameter	Min	Max	Unit
Power supply	4.5	5.5	V
High frequency (Note)	2	16	MHz

Note: Though included in above operating range, some of high frequencies are not supported in the serial PROM mode. For details, refer to "Table 20-5".

20.2 Memory Mapping

The Figure 20-1 shows memory mapping in the Serial PROM mode and MCU mode.

In the serial PROM mode, the BOOTROM (Mask ROM) is mapped in addresses from 7800H to 7FFFH. The flash memory is divided into two banks for mapping. Therefore, when the RAM loader mode (60H) is used, it is required to specify the flash memory address according to Figure 20-1 (For detail of banks and control register, refer to the chapter of "Flash Memory Control Register".)

To use the Flash memory writing command (30H), specify the flash memory addresses from 1000H to FFFFH, that is the same addresses in the MCU mode, because the BOOTROM changes the flash memory address.




Figure 20-1 Memory Address Maps

20.3 Serial PROM Mode Setting

20.3.1 Serial PROM Mode Control Pins

To execute on-board programming, activate the serial PROM mode. Table 20-2 shows pin setting to activate the serial PROM mode.

Table 20-2	Serial PROM	Mode Setting
------------	-------------	--------------

Pin	Setting
TEST pin	High
BOOT/RXD1 pin	High
RESET pin	

Note: The BOOT pin is shared with the UART communication pin (RXD1 pin) in the serial PROM mode. This pin is used as UART communication pin after activating serial PROM mode

20.3.2 Pin Function

In the serial PROM mode, TXD1 (P02) and RXD1 (P01) are used as a serial interface pin.

Table 20-3 Pin Function in the Serial PROM Mod	Table 20-3	in Function in the Serial PROM Mode
--	------------	-------------------------------------

Pin Name (Serial PROM Mode)	Input/ Output	Function		Pin Name (MCU Mode)	
TXD1	Output	Serial data output		P02	
BOOT/RXD1	Input/Input	Serial PROM mode control/Serial data input	(Note 1)	P01	
RESET	Input	Serial PROM mode control		RESET	
TEST	Input	Fixed to high	gh		
VDD, AVDD	Power supply	4.5 to 5.5 V			
VSS	Power supply	0 V			
VAREF	Power supply	Leave open or apply input reference voltage.			
I/O ports except P02, P01	I/O	These ports are in the high-impedance state in the serial PROM mode.			
XIN	Input	Self-oscillate with an oscillator. (Note 2)			
XOUT	Output				

Note 1: During on-board programming with other parts mounted on a user board, be careful no to affect these communication control pins.

Note 2: Operating range of high frequency in serial PROM mode is 2 MHz to 16 MHz.




Figure 20-2 Serial PROM Mode Pin Setting

Note 1: For connection of other pins, refer to " Table 20-3 Pin Function in the Serial PROM Mode ".

20.3.3 Example Connection for On-Board Writing

Figure 20-3 shows an example connection to perform on-board wring.




Figure 20-3 Example Connection for On-Board Writing

- Note 1: When other parts on the application board effect the UART communication in the serial PROM mode, isolate these pins by a jumper or switch.
- Note 2: When the reset control circuit on the application board effects activation of the serial PROM mode, isolate the pin by a jumper or switch.
- Note 3: For connection of other pins, refer to " Table 20-3 Pin Function in the Serial PROM Mode ".

20.3.4 Activating the Serial PROM Mode

The following is a procedure to activate the serial PROM mode. "Figure 20-4 Serial PROM Mode Timing " shows a serial PROM mode timing.

- 1. Supply power to the VDD pin.
- 2. Set the $\overline{\text{RESET}}$ pin to low.
- 3. Set the TEST pin and BOOT/RXD1 pins to high.
- 4. Wait until the power supply and clock oscillation stabilize.
- 5. Set the $\overline{\text{RESET}}$ pin to high.
- 6. Input the matching data (5AH) to the BOOT/RXD1 pin after setup sequence. For details of the setup timing, refer to " 20.15 UART Timing ".




Figure 20-4 Serial PROM Mode Timing

20.4 Interface Specifications for UART

The following shows the UART communication format used in the serial PROM mode.

To perform on-board programming, the communication format of the write controller must also be set in the same manner.

The default baud rate is 9600 bps regardless of operating frequency of the microcontroller. The baud rate can be modified by transmitting the baud rate modification data shown in Table 1-4 to TMP86FS49AIFG. The Table 20-5 shows an operating frequency and baud rate. The frequencies which are not described in Table 20-5 can not be used.

- Baud rate (Default): 9600 bps
- Data length: 8 bits
- Parity addition: None
- Stop bit: 1 bit

Table 20-4 Baud Rate Modification Data

Baud rate modification data	04H	05H	06H	07H	0AH	18H	28H
Baud rate (bps)	76800	62500	57600	38400	31250	19200	9600

		ce Baud Rate (bps)	76	800	62	500	570	600	38	400	312	250	19:	200	96	500
(Note 3)		te Modification Data	04	4H	0	5H	06	6H	07	7H	04	λH	18	вн	2	8H
	Ref. Fre- quency (MHz)	Rating (MHz)	Baud rate (bps)	(%)	(bps)	(%)										
1	2	1.91 to 2.10	-	-	-	-	-	-	-	-	-	-	-	-	9615	+0.16
2	4	3.82 to 4.19	-	-	-	-	-	-	-	-	31250	0.00	19231	+0.16	9615	+0.16
2	4.19	3.82 to 4.19	-	-	-	-	-	-	-	-	32734	+4.75	20144	+4.92	10072	+4.92
3	4.9152	4.70 to 5.16	-	-	-	-	-	-	38400	0.00	-	-	19200	0.00	9600	0.00
3	5	4.70 to 5.16	-	-	-	-	-	-	39063	+1.73	-	-	19531	+1.73	9766	+1.73
4	6	5.87 to 6.45	-	-	-	-	-	-	-	-	-	-	-	-	9375	-2.34
4	6.144	5.87 to 6.45	-	-	-	-	-	-	-	-	-	-	-	-	9600	0.00
5	7.3728	7.05 to 7.74	-	-		-	57600	0.00	-	-	-	-	19200	0.00	9600	0.00
6	8	7.64 to 8.39	-	-	62500	0.00	-	-	38462	+0.16	31250	0.00	19231	+0.16	9615	+0.16
7	9.8304	9.40 to 10.32	76800	0.00	-	-	-	-	38400	0.00	-	-	19200	0.00	9600	0.00
'	10	9.40 to 10.32	78125	+1.73	-	-	-	-	39063	+1.73	-	-	19531	+1.73	9766	+1.73
	12	11.75 to 12.90	-	-	-	-	57692	+0.16	-	-	31250	0.00	18750	-2.34	9375	-2.34
8	12.288	11.75 to 12.90	-	-	-	-	59077	+2.56	-	-	32000	+2.40	19200	0.00	9600	0.00
	12.5	11.75 to 12.90	-	-	60096	-3.85	60096	+4.33	-	-	30048	-3.85	19531	+1.73	9766	+1.73
9	14.7456	14.10 to 15.48	-	-	-	-	57600	0.00	38400	0.00	-	-	19200	0.00	9600	0.00
10	16	15.27 to 16.77	76923	+0.16	62500	0.00	-	-	38462	+0.16	31250	0.00	19231	+0.16	9615	+0.16

Table 20-5 Operating Frequency and Baud Rate in the Serial PROM Mode

Note 1: "Ref. Frequency" and "Rating" show frequencies available in the serial PROM mode. Though the frequency is supported in the serial PROM mode, the serial PROM mode may not be activated correctly due to the frequency difference in the external controller (such as personal computer) and oscillator, and load capacitance of communication pins.

Note 2: It is recommended that the total frequency difference is within ±3% so that auto detection is performed correctly by the reference frequency.

Note 3: The external controller must transmit the matching data (5AH) repeatedly till the auto detection of baud rate is performed. This number indicates the number of times the matching data is transmitted for each frequency.

20.5 Operation Command

The eight commands shown in Table 20-6 are used in the serial PROM mode. After reset release, the TMP86FS49AIFG waits for the matching data (5AH).

Command Data	Operating Mode	Description
5AH	Setup	Matching data. Execute this command after releasing the reset.
F0H	Flash memory erasing	Erases the flash memory area (address 1000H to FFFFH).
30H	Flash memory writing	Writes to the flash memory area (address 1000H to FFFFH).
60H	RAM loader	Writes to the specified RAM area (address 0050H to 083FH).
90H	Flash memory SUM output	Outputs the 2-byte checksum upper byte and lower byte in this order for the entire area of the flash memory (address 1000H to FFFFH).
СОН	Product ID code output	Outputs the product ID code (13-byte data).
СЗН	Flash memory status output	Outputs the status code (7-byte data) such as the read protection condition.
FAH	Flash memory read protection setting	Enables the read protection.

20.6 Operation Mode

The serial PROM mode has seven types of modes, that are (1) Flash memory erasing, (2) Flash memory writing, (3) RAM loader, (4) Flash memory SUM output, (5) Product ID code output, (6) Flash memory status output and (7) Flash memory read protection setting modes. Description of each mode is shown below.

1. Flash memory erasing mode

The flash memory is erased by the chip erase (erasing an entire flash area) or sector erase (erasing sectors in 4-kbyte units). The erased area is filled with FFH. When the read protection is enabled, the sector erase in the flash erasing mode can not be performed. To disable the read protection, perform the chip erase. Before erasing the flash memory, TMP86FS49AIFG checks the passwords except a blank product. If the password is not matched, the flash memory erasing mode is not activated.

2. Flash memory writing mode

Data is written to the specified flash memory address for each byte unit. The external controller must transmit the write data in the Intel Hex format (Binary). If no error is encountered till the end record, TMP86FS49AIFG calculates the checksum for the entire flash memory area (1000H to FFFFH), and returns the obtained result to the external controller. When the read protection is enabled, the flash memory writing mode is not activated. In this case, perform the chip erase command beforehand in the flash memory erasing mode. Before activating the flash memory writing mode, TMP86FS49AIFG checks the password except a blank product. If the password is not matched, flash memory writing mode is not activated.

3. RAM loader mode

The RAM loader transfers the data in Intel Hex format sent from the external controller to the internal RAM. When the transfer is completed normally, the RAM loader calculates the checksum. After transmitting the results, the RAM loader jumps to the RAM address specified with the first data record in order to execute the user program. When the read protection is enabled, the RAM loader mode is not activated. In this case, perform the chip erase beforehand in the flash memory erasing mode. Before activating the RAM loader mode, TMP86FS49AIFG checks the password except a blank product. If the password is not matched, flash RAM loader mode is not activated.

- 4. Flash memory SUM output mode The checksum is calculated for the entire flash memory area (1000H to FFFFH), and the result is returned to the external controller. Since the BOOTROM does not support the operation command to read the flash memory, use this checksum to identify programs when managing revisions of application programs.
- 5. Product ID code output

The code used to identify the product is output. The code to be output consists of 13-byte data, which includes the information indicating the area of the ROM incorporated in the product. The external control-ler reads this code, and recognizes the product to write.

(In the case of TMP86FS49AIFG, the addresses from 1000H to FFFFH become the ROM area.)

6. Flash memory status output mode

The status of the area from FFE0H to FFFFH, and the read protection condition are output as 7-byte code. The external controller reads this code to recognize the flash memory status.

7. Flash memory read protection setting mode

This mode disables reading the flash memory data in parallel PROM mode. In the serial PROM mode, the flash memory writing and RAM loader modes are disabled. To disable the flash memory read protection, perform the chip erase in the flash memory erasing mode.

20.6.1 Flash Memory Erasing Mode (Operating command: F0H)

Table 20-7 shows the flash memory erasing mode.

Table 20-7 Flash Memory Erasing Mode

	Transfer Byte	Transfer Data from the External Controller to TMP86FS49AIFG	Baud Rate	Transfer Data from TMP86FS49AIFG to the External Controller
	1st byte 2nd byte	Matching data (5AH) -	9600 bps 9600 bps	 - (Automatic baud rate adjustment) OK: Echo back data (5AH) Error: No data transmitted
	3rd byte 4th byte	Baud rate change data (Table 20-4) -	9600 bps 9600 bps	- OK: Echo back data Error: A1H × 3, A3H × 3, 62H × 3 (Note 1)
	5th byte 6th byte	Operation command data (F0H) -	Modified baud rate Modified baud rate	- OK: Echo back data (F0H) Error: A1H × 3, A3H × 3, 63H × 3 (Note 1)
	7th byte 8th byte	Password count storage address bit 15 to 08 (Note 4, 5)	Modified baud rate Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	9th byte 10th byte	Password count storage address bit 07 to 00 (Note 4, 5)	Modified baud rate Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
BOOT ROM	11th byte 12th byte	Password comparison start address bit 15 to 08 (Note 4, 5)	Modified baud rate Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	13th byte 14th byte	Password comparison start address bit 07 to 00 (Note 4, 5)	Modified baud rate Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted)
	15th byte	Password string (Note 4, 5)	Modified baud rate	-
	: m'th byte	-	Modified baud rate	OK: Nothing transmitted Error: Nothing transmitted
	n'th - 2 byte	Erase area specification (Note 2)	Modified baud rate	-
	n'th - 1 byte	-	Modified baud rate	OK: Checksum (Upper byte) (Note 3) Error: Nothing transmitted
	n'th byte	-	Modified baud rate	OK: Checksum (Lower byte) (Note 3) Error: Nothing transmitted
	n'th + 1 byte	(Wait for the next operation command data)	Modified baud rate	-

Note 1: " $xxH \times 3$ " indicates that the device enters the halt condition after transmitting 3 bytes of xxh.

Note 2: Refer to " 20.13 Specifying the Erasure Area ".

Note 3: Refer to " 20.8 Checksum (SUM) ".

Note 4: Refer to " 20.10 Passwords ".

- Note 5: Do not transmit the password string for a blank product.
- Note 6: When a password error occurs, TMP86FS49AIFG stops UART communication and enters the halt mode. Therefore, when a password error occurs, initialize TMP86FS49AIFG by the RESET pin and reactivate the serial PROM mode.
- Note 7: If an error occurs during transfer of a password address or a password string, TMP86FS49AIFG stops UART communication and enters the halt condition. Therefore, when a password error occurs, initialize TMP86FS49AIFG by the RESET pin and reactivate the serial PROM mode.

Description of the flash memory erasing mode

1. The 1st through 4th bytes of the transmitted and received data contain the same data as in the flash memory writing mode.

- 2. The 5th byte of the received data contains the command data in the flash memory erasing mode (F0H).
- 3. When the 5th byte of the received data contains the operation command data shown in Table 20-6, the device echoes back the value which is the same data in the 6th byte position of the received data (in this case, F0H). If the 5th byte of the received data does not contain the operation command data, the device enters the halt condition after sending 3 bytes of the operation command error code (63H).
- 4. The 7th thorough m'th bytes of the transmitted and received data contain the same data as in the flash memory writing mode. In the case of a blank product, do not transmit a password string. (Do not transmit a dummy password string.)
- 5. The n'th 2 byte contains the erasure area specification data. The upper 4 bits and lower 4 bits specify the start address and end address of the erasure area, respectively. For the detailed description, see "1.13 Specifying the Erasure Area".
- 6. The n'th 1 byte and n'th byte contain the upper and lower bytes of the checksum, respectively. For how to calculate the checksum, refer to "1.8 Checksum (SUM)". Checksum is calculated unless a receiving error or Intel Hex format error occurs. After sending the end record, the external controller judges whether the transmission is completed correctly by receiving the checksum sent by the device.
- 7. After sending the checksum, the device waits for the next operation command data.

20.6.2 Flash Memory Writing Mode (Operation command: 30H)

Table 20-8 shows flash memory writing mode process.

Table 20-8 Flash Memory Writing Mode Process

	Transfer Byte	Transfer Data from External Controller to TMP86FS49AIFG	Baud Rate	Transfer Data from TMP86FS49AIFG to External Controller
	1st byte 2nd byte	Matching data (5Ah) -	9600 bps 9600 bps	- (Automatic baud rate adjustment) OK: Echo back data (5AH) Error: Nothing transmitted
	3rd byte 4th byte	Baud rate modification data (See Table 20-4) -	9600 bps 9600 bps	- OK: Echo back data Error: A1H × 3, A3H × 3, 62H × 3 (Note 1)
	5th byte 6th byte	Operation command data (30H) -	Modified baud rate Modified baud rate	- OK: Echo back data (30H) Error: A1H × 3, A3H × 3, 63H × 3 (Note 1)
	7th byte 8th byte	Password count storage address bit 15 to 08 (Note 4)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	9th byte 10th byte	Password count storage address bit 07 to 00 (Note 4)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
BOOT ROM	11th byte 12th byte	Password comparison start address bit 15 to 08 (Note 4)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	13th byte 14th byte	Password comparison start address bit 07 to 00 (Note 4)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted)
	15th byte	Password string (Note 5)	Modified baud rate	-
	m'th byte	-		OK: Nothing transmitted Error: Nothing transmitted
	m'th + 1 byte : n'th - 2 byte	Intel Hex format (binary) (Note 2)	Modified baud rate	
	n'th - 1 byte	-	Modified baud rate	OK: SUM (Upper byte) (Note 3) Error: Nothing transmitted
	n'th byte	-	Modified baud rate	OK: SUM (Lower byte) (Note 3) Error: Nothing transmitted
	n'th + 1 byte	(Wait state for the next operation com- mand data)	Modified baud rate	-

Note 1: "xxH × 3" indicates that the device enters the halt condition after sending 3 bytes of xxH. For details, refer to " 20.7 Error Code ".

Note 2: Refer to " 20.9 Intel Hex Format (Binary) ".

Note 3: Refer to " 20.8 Checksum (SUM) ".

- Note 4: Refer to " 20.10 Passwords ".
- Note 5: If addresses from FFE0H to FFFFH are filled with "FFH", the passwords are not compared because the device is considered as a blank product. Transmitting a password string is not required. Even in the case of a blank product, it is required to specify the password count storage address and the password comparison start address. Transmit these data from the external controller. If a password error occurs due to incorrect password count storage address or password comparison start address, TMP86FS49AIFG stops UART communication and enters the halt condition. Therefore, when a password error occurs, initialize TMP86FS49AIFG by the RESET pin and reactivate the serial ROM mode.
- Note 6: If the read protection is enabled or a password error occurs, TMP86FS49AIFG stops UART communication and enters the halt confition. In this case, initialize TMP86FS49AIFG by the RESET pin and reactivate the serial ROM mode.
- Note 7: If an error occurs during the reception of a password address or a password string, TMP86FS49AIFG stops UART communication and enters the halt condition. In this case, initialize TMP86FS49AIFG by the RESET pin and reactivate the serial PROM mode.

Description of the flash memory writing mode

- 1. The 1st byte of the received data contains the matching data. When the serial PROM mode is activated, TMP86FS49AIFG (hereafter called device), waits to receive the matching data (5AH). Upon reception of the matching data, the device automatically adjusts the UART's initial baud rate to 9600 bps.
- 2. When receiving the matching data (5AH), the device transmits an echo back data (5AH) as the second byte data to the external controller. If the device can not recognize the matching data, it does not transmit the echo back data and waits for the matching data again with automatic baud rate adjustment. Therefore, the external controller should transmit the matching data repeatedly till the device transmits an echo back data. The transmission repetition count varies depending on the frequency of device. For details, refer to Table 20-5.
- 3. The 3rd byte of the received data contains the baud rate modification data. The five types of baud rate modification data shown in Table 20-4 are available. Even if baud rate is not modified, the external controller should transmit the initial baud rate data (28H: 9600 bps).
- 4. Only when the 3rd byte of the received data contains the baud rate modification data corresponding to the device's operating frequency, the device echoes back data the value which is the same data in the 4th byte position of the received data. After the echo back data is transmitted, baud rate modification becomes effective. If the 3rd byte of the received data does not contain the baud rate modification data, the device enters the halts condition after sending 3 bytes of baud rate modification error code (62H).
- 5. The 5th byte of the received data contains the command data (30H) to write the flash memory.
- 6. When the 5th byte of the received data contains the operation command data shown in Table 1-6, the device echoes back the value which is the same data in the 6th byte position of the received data (in this case, 30H). If the 5th byte of the received data does not contain the operation command data, the device enters the halt condition after sending 3 bytes of the operation command error code (63H).
- 7. The 7th byte contains the data for 15 to 8 bits of the password count storage address. When the data received with the 7th byte has no receiving error, the device does not send any data. If a receiving error or password error occurs, the device does not send any data and enters the halt condition.
- 8. The 9th byte contains the data for 7 to 0 bits of the password count storage address. When the data received with the 9th byte has no receiving error, the device does not send any data. If a receiving error or password error occurs, the device does not send any data and enters the halt condition.
- 9. The 11th byte contains the data for 15 to 8 bits of the password comparison start address. When the data received with the 11th byte has no receiving error, the device does not send any data. If a receiving error or password error occurs, the device does not send any data and enters the halt condition.
- 10. The 13th byte contains the data for 7 to 0 bits of the password comparison start address. When the data received with the 13th byte has no receiving error, the device does not send any data. If a receiving error or password error occurs, the device does not send any data and enters the halt condition.
- 11. The 15th through m'th bytes contain the password data. The number of passwords becomes the data (N) stored in the password count storage address. The external password data is compared with N-byte data from the address specified by the password comparison start address. The external controller should send N-byte password data to the device. If the passwords do not match, the device enters the halt condition without returning an error code to the external controller. If the addresses from FFE0H to FFFFH are filled with "FFH", the passwords are not conpared because the device is considered as a blank product.
- 12. The m'th + 1 through n'th 2 bytes of the received data contain the binary data in the Intel Hex format. No received data is echoed back to the external controller. After receiving the start mark (3AH for ":") in the Intel Hex format, the device starts data record reception. Therefore, the received data except 3AH is ignored until the start mark is received. After receiving the start mark, the device receives the data record, that consists of data length, address, record type, write data and checksum. Since the device starts checksum calculation after receiving an end record, the external controller should wait for the checksum after sending the end record. If a receiving an error or Intel Hex format error occurs, the device enters the halts condition without returning an error code to the external controller.
- 13. The n'th 1 and n'th bytes contain the checksum upper and lower bytes. For details on how to calculate the SUM, refer to " 20.8 Checksum (SUM) ". The checksum is calculated only when the end record is detected and no receiving error or Intel Hex format error occurs. After sending the end

TOSHIBA

record, the external controller judges whether the transmission is completed correctly by receiving the checksum sent by the device.

- 14. After transmitting the checksum, the device waits for the next operation command data.
- Note 1: Do not write only the address from FFE0H to FFFFH when all flash memory data is the same. If only these area are written, the subsequent operation can not be executed due to password error.
- Note 2: To rewrite data to Flash memory addresses at which data (including FFH) is already written, make sure to erase the existing data by "sector erase" or "chip erase" before rewriting data.

20.6.3 RAM Loader Mode (Operation Command: 60H)

Table 20-9 shows RAM loader mode process.

Table 20-9 RAM Loader Mode Process

	Transfer Bytes	Transfer Data from External Control- ler to TMP86FS49AIFG	Baud Rate	Transfer Data from TMP86FS49AIFG to External Controller
	1st byte 2nd byte	Matching data (5AH) -	9600 bps 9600 bps	- (Automatic baud rate adjustment) OK: Echo back data (5AH) Error: Nothing transmitted
	3rd byte 4th byte	Baud rate modification data (See Table 20-4) -	9600 bps 9600 bps	- OK: Echo back data Error: A1H \times 3, A3H \times 3, 62H \times 3 (Note 1)
	5th byte 6th byte	Operation command data (60H) -	Modified baud rate Modified baud rate	- OK: Echo back data (60H) Error: A1H × 3, A3H × 3, 63H × 3 (Note 1)
	7th byte 8th byte	Password count storage address bit 15 to 08 (Note 4)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	9th byte 10th byte	Password count storage address bit 07 to 00 (Note 4)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
BOOT ROM	11th byte 12th byte	Password comparison start address bit 15 to 08 (Note 4)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	13th byte 14th byte	Password comparison start address bit 07 to 00 (Note 4)	Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	15th byte	Password string (Note 5)	Modified baud rate	-
	: m'th byte	-		OK: Nothing transmitted Error: Nothing transmitted
	m'th + 1 byte	Intel Hex format (Binary) (Note 2)	Modified baud rate	-
	n'th - 2 byte		Modified baud rate	-
	n'th - 1 byte	-	Modified baud rate	OK: SUM (Upper byte) (Note 3) Error: Nothing transmitted
	n'th byte	-	Modified baud rate	OK: SUM (Lower byte) (Note 3) Error: Nothing transmitted
RAM	-	The program jumps to the start addres	s of RAM in which the first transf	erred data is written.

Note 1: "xxH × 3" indicates that the device enters the halt condition after sending 3 bytes of xxH. For details, refer to " 20.7 Error Code ".

Note 2: Refer to " 20.9 Intel Hex Format (Binary) ".

Note 3: Refer to " 20.8 Checksum (SUM) ".

- Note 4: Refer to " 20.10 Passwords ".
- Note 5: If addresses from FFE0H to FFFFH are filled with "FFH", the passwords are not compared because the device is considered as a blank product. Transmitting a password string is not required. Even in the case of a blank product, it is required to specify the password count storage address and the password comparison start address. Transmit these data from the external controller. If a password error occurs due to incorrect password count storage address or password comparison start address, TMP86FS49AIFG stops UART communication and enters the halt condition. Therefore, when a password error occurs, initialize TMP86FS49AIFG by the RESET pin and reactivate the serial ROM mode.
- Note 6: After transmitting a password string, the external controller must not transmit only an end record. If receiving an end record after a password string, the device may not operate correctly.
- Note 7: If the read protection is enabled or a password error occurs, TMP86FS49AIFG stops UART communication and enters the halt condition. In this case, initialize TMP86FS49AIFG by the RESET pin and reactivate the serial PROM mode.

Note 8: If an error occurs during the reception of a password address or a password string, TMP86FS49AIFG stops UART communication and enters the halt condition. In this case, initialize TMP86FS49AIFG by the RESET pin and reactivate the serial PROM mode.

Description of RAM loader mode

- 1. The 1st through 4th bytes of the transmitted and received data contains the same data as in the flash memory writing mode.
- 2. In the 5th byte of the received data contains the RAM loader command data (60H).
- 3. When th 5th byte of the received data contains the operation command data shown in Table 1-6, the device echoes back the value which is the same data in the 6th byte position (in this case, 60H). If the 5th byte does not contain the operation command data, the device enters the halt condition after sending 3 bytes of operation command error code (63H).
- 4. The 7th through m'th bytes of the transmitted and received data contain the same data as in the flash memory writing mode.
- 5. The m'th + 1 through n'th 2 bytes of the received data contain the binary data in the Intel Hex format. No received data is echoed back to the external controller. After receiving the start mark (3AH for ":") in the Intel Hex format, the device starts data record reception. Therefore, the received data except 3AH is ignored until the start mark is received. After receiving the start mark, the device receives the data record, that consists of data length, address, record type, write data and checksum. The writing data of the data record is written into RAM specified by address. Since the device starts checksum calculation after receiving an end record, the external controller should wait for the checksum after sending the end record. If a receiving error or Intel Hex format error occurs, the device enters the halts condition without returning an error code to the external controller.
- 6. The n'th 1 and n'th bytes contain the checksum upper and lower bytes. For details on how to calculate the SUM, refer to " 20.8 Checksum (SUM) ". The checksum is calculated only when the end record is detected and no receiving error or Intel Hex format error occurs. After sending the end record, the external controller judges whether the transmission is completed correctly by receiving the checksum sent by the device.
- 7. After transmitting the checksum to the external controller, the boot program jumps to the RAM address that is specified by the first received data record.
- Note 1: To rewrite data to Flash memory addresses at which data (including FFH) is already written, make sure to erase the existing data by "sector erase" or "chip erase" before rewriting data.

20.6.4 Flash Memory SUM Output Mode (Operation Command: 90H)

Table 20-10 shows flash memory SUM output mode process.

Table 20-10 Flash Memory SUM Output Process

	Transfer Bytes	Transfer Data from External Control- ler to TMP86FS49AIFG	Baud Rate	Transfer Data from TMP86FS49AIFG to External Controller
	1st byte 2nd byte	Matching data (5AH) -	9600 bps 9600 bps	- (Automatic baud rate adjustment) OK: Echo back data (5AH) Error: Nothing transmitted
	3rd byte	Baud rate modification data (See Table 20-4)	9600 bps	-
	4th byte	-	9600 bps	OK: Echo back data Error: A1H \times 3, A3H \times 3, 62H \times 3 (Note 1)
BOOT ROM	5th byte 6th byte	Operation command data (90H) -	Modified baud rate Modified baud rate	- OK: Echo back data (90H) Error: A1H × 3, A3H × 3, 63H × 3 (Note 1)
	7th byte	-	Modified baud rate	OK: SUM (Upper byte) (Note 2) Error: Nothing transmitted
	8th byte	-	Modified baud rate	OK: SUM (Lower byte) (Note 2) Error: Nothing transmitted
	9th byte	(Wait for the next operation com- mand data)	Modified baud rate	-

Note 1: "xxH × 3" indicates that the device enters the halt condition after sending 3 bytes of xxH. For details, refer to " 20.7 Error Code ".

Note 2: Refer to " 20.8 Checksum (SUM) ".

Description of the flash memory SUM output mode

- 1. The 1st through 4th bytes of the transmitted and received data contains the same data as in the flash memory writing mode.
- 2. The 5th byte of the received data contains the command data in the flash memory SUM output mode (90H).
- 3. When the 5th byte of the received data contains the operation command data shown in Table 1-6, the device echoes back the value which is the same data in the 6th byte position of the received data (in this case, 90H). If the 5th byte of the received data does not contain the operation command data, the device enters the halt condition after transmitting 3 bytes of operation command error code (63H).
- 4. The 7th and the 8th bytes contain the upper and lower bits of the checksum, respectively. For how to calculate the checksum, refer to " 20.8 Checksum (SUM) ".
- 5. After sending the checksum, the device waits for the next operation command data.

20.6.5 Product ID Code Output Mode (Operation Command: C0H)

Table 20-11 shows product ID code output mode process.

 Table 20-11
 Product ID Code Output Process

	Transfer Bytes	Transfer Data from External Controller to TMP86FS49AIFG	Baud Rate	Transfe	er Data from TMP86FS49AIFG to External Controller
	1st byte 2nd byte	Matching data (5AH) -	9600 bps 9600 bps	OK: Ech	natic baud rate adjustment) no back data (5AH) othing transmitted
	3rd byte 4th byte	Baud rate modification data (See Table 20-4) -	9600 bps 9600 bps	- OK: Echo back data Error: A1H × 3, A3H × 3, 62H × 3 (No	
	5th byte 6th byte	Operation command data (C0H) -	Modified baud rate Modified baud rate		no back data (C0H) 1H × 3, A3H × 3, 63H × 3 (Note 1)
	7th byte		Modified baud rate	3AH	Start mark
	8th byte		Modified baud rate	0AH	The number of transfer data (from 9th to 18th bytes)
	9th byte		Modified baud rate	02H	Length of address (2 bytes)
	10th byte		Modified baud rate	1DH	Reserved data
BOOT	11th byte		Modified baud rate	00H	Reserved data
ROM	12th byte		Modified baud rate	00H	Reserved data
	13th byte		Modified baud rate	00H	Reserved data
	14th byte		Modified baud rate	01H	ROM block count (1 block)
	15th byte		Modified baud rate	10H	First address of ROM (Upper byte)
	16th byte		Modified baud rate	00H	First address of ROM (Lower byte)
	17th byte		Modified baud rate	FFH	End address of ROM (Upper byte)
	18th byte		Modified baud rate	FFH	End address of ROM (Lower byte)
	19th byte		Modified baud rate	D2H	Checksum of transferred data (9th through 18th byte)
	20th byte	(Wait for the next operation command data)	Modified baud rate	-	

Note: "xxH \times 3" indicates that the device enters the halt condition after sending 3 bytes of xxH. For details, refer to " 20.7 Error Code ".

Description of Product ID code output mode

- 1. The 1st through 4th bytes of the transmitted and received data contain the same data as in the flash memory writing mode.
- 2. The 5th byte of the received data contains the product ID code output mode command data (C0H).
- 3. When the 5th byte contains the operation command data shown in Table 20-6, the device echoes back the value which is the same data in the 6th byte position of the received data (in this case, C0H). If the 5th byte data does not contain the operation command data, the device enters the halt condition after sending 3 bytes of operation command error code (63H).
- 4. The 9th through 19th bytes contain the product ID code. For details, refer to " 20.11 Product ID Code ".

5. After sending the checksum, the device waits for the next operation command data.

20.6.6 Flash Memory Status Output Mode (Operation Command: C3H)

Table 20-12 shows Flash memory status output mode process.

Table 20-12 Flash Memory Status Output Mode Process

	Transfer Bytes	Transfer Data from External Con- troller to TMP86FS49AIFG	Baud Rate	Trans	fer Data from TMP86FS49AIFG to External Controller
	1st byte 2nd byte	Matching data (5AH) -	9600 bps 9600 bps	OK: Ech	atic baud rate adjustment) o back data (5AH) othing transmitted
	3rd byte 4th byte	Baud rate modification data (See Table 20-4) -	9600 bps 9600 bps		o back data IH × 3, A3H × 3, 62H × 3 (Note 1)
	5th byte 6th byte	Operation command data (C3H) -	Modified baud rate Modified baud rate		o back data (C3H) IH × 3, A3H × 3, 63H × 3 (Note 1)
	7th byte		Modified baud rate	3AH	Start mark
	8th byte		Modified baud rate	04H	Byte count (from 9th to 12th byte)
BOOT ROM	9th byte		Modified baud rate	00H to 03H	Status code 1
	10th byte		Modified baud rate	00H	Reserved data
	11th byte		Modified baud rate	00H	Reserved data
	12th byte		Modified baud rate	00H	Reserved data
	13th byte		Modified baud rate	through	m 2's complement for the sum of 9th 12th bytes Checksum 00H FFH FEH FDH
	14th byte	(Wait for the next operation com- mand data)	Modified baud rate	-	

Note 1: "xxH × 3" indicates that the device enters the halt condition after sending 3 bytes of xxH. For details, refer to " 20.7 Error Code ".

Note 2: For the details on status code 1, refer to " 20.12 Flash Memory Status Code ".

Description of Flash memory status output mode

- 1. The 1st through 4th bytes of the transmitted and received data contain the same data as in the Flash memory writing mode.
- 2. The 5th byte of the received data contains the flash memory status output mode command data (C3H).
- 3. When the 5th byte contains the operation command data shown in Table 20-6, the device echoes back the value which is the same data in the 6th byte position of the received data (in this case, C3H). If the 5th byte does not contain the operation command data, the device enters the halt condition after sending 3 bytes of operation command error code (63H).
- 4. The 9th through 13th bytes contain the status code. For details on the status code, refer to " 20.12 Flash Memory Status Code ".
- 5. After sending the status code, the device waits for the next operation command data.

20.6.7 Flash Memory Read Protection Setting Mode (Operation Command: FAH)

Table 20-13 shows Flash memory read protection setting mode process.

	Transfer Bytes	Transfer Data from External Con- troller to TMP86FS49AIFG	Baud Rate	Transfer Data from TMP86FS49AIFG to External Controller
	1st byte 2nd byte	Matching data (5AH) -	9600 bps 9600 bps	- (Automatic baud rate adjustment) OK: Echo back data (5AH) Error: Nothing transmitted
	3rd byte 4th byte	Baud rate modification data (See Table 20-4) -	9600 bps 9600 bps	- OK: Echo back data Error: A1H \times 3, A3H \times 3, 62H \times 3 (Note 1)
	5th byte 6th byte	Operation command data (FAH) -	Modified baud rate Modified baud rate	- OK: Echo back data (FAH) Error: A1H \times 3, A3H \times 3, 63H \times 3 (Note 1)
	7th byte 8th byte	Password count storage address 15 to 08 (Note 2)	Modified baud rate Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
BOOT ROM	9th byte 10th byte	Password count storage address 07 to 00 (Note 2)	Modified baud rate Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	11th byte 12th byte	Password comparison start address 15 to 08 (Note 2)	Modified baud rate Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	13th byte 14th byte	Password comparison start address 07 to 00 (Note 2)	Modified baud rate Modified baud rate	- OK: Nothing transmitted Error: Nothing transmitted
	15th byte	Password string (Note 2)	Modified baud rate	-
	m'th byte	-	Modified baud rate	OK: Nothing transmitted Error: Nothing transmitted
	n'th byte	-	Modified baud rate	OK: FBH (Note 3) Error: Nothing transmitted
	n'+1th byte	(Wait for the next operation com- mand data)	Modified baud rate	-

Note 1: "xxH × 3" indicates that the device enters the halt condition after sending 3 bytes of xxH. For details, refer to " 20.7 Error Code ".

Note 2: Refer to " 20.10 Passwords ".

- Note 3: If the read protection is enabled for a blank product or a password error occurs for a non-blank product, TMP86FS49AIFG stops UART communication and enters the halt mode. In this case, initialize TMP86FS49AIFG by the RESET pin and reactivate the serial PROM mode.
- Note 4: If an error occurs during reception of a password address or a password string, TMP86FS49AIFG stops UART communication and enters the halt mode. In this case, initialize TMP86FS49AIFG by the RESET pin and reactivate the serial PROM mode.

Description of the Flash memory read protection setting mode

- 1. The 1st through 4th bytes of the transmitted and received data contain the same data as in the Flash memory writing mode.
- 2. The 5th byte of the received data contains the command data in the flash memory status output mode (FAH).
- 3. When the 5th byte of the received data contains the operation command data shown in Table 1-6, the device echoes back the value which is the same data in the 6th byte position of the received data (in

this case, FAH). If the 5th byte does not contain the operation command data, the device enters the halt condition after transmitting 3 bytes of operation command error code (63H).

- 4. The 7th through m'th bytes of the transmitted and received data contain the same data as in the flash memory writing mode.
- 5. The n'th byte contains the status to be transmitted to the external controller in the case of the successful read protection.

20.7 Error Code

When detecting an error, the device transmits the error code to the external controller, as shown in Table 20-14.

Table 20-14	Error Code
-------------	------------

Transmit Data	Meaning of Error Data
62H, 62H, 62H	Baud rate modification error.
63H, 63H, 63H	Operation command error.
A1H, A1H, A1H	Framing error in the received data.
АЗН, АЗН, АЗН	Overrun error in the received data.

Note: If a password error occurs, TMP86FS49AIFG does not transmit an error code.

20.8 Checksum (SUM)

20.8.1 Calculation Method

The checksum (SUM) is calculated with the sum of all bytes, and the obtained result is returned as a word. The data is read for each byte unit and the calculated result is returned as a word. Example:

A1H	If the data to be calculated consists of the four bytes, the checksum of the data is as shown below.
B2H	A1H + B2H + C3H + D4H = 02EAH
СЗН	SUM (HIGH)= 02H
D4H	SUM (LOW)= EAH

The checksum which is transmitted by executing the flash memory write command, RAM loader command, or flash memory SUM output command is calculated in the manner, as shown above.

20.8.2 Calculation data

The data used to calculate the checksum is listed in Table 20-15.

Table 20-15 Checksum Calculation Data

Operating Mode	Calculation Data	Description		
Flash memory writing mode		Even when a part of the flash memory is written, the checksum of the entire flash memory area (1000H to FFFH) is calculated.		
Flash memory SUM output mode	Data in the entire area of the flash memory	The data length, address, record type and checksum in Intel Hex format are not included in the checksum.		
RAM loader mode	RAM data written in the first received RAM address through the last received RAM address	The length of data, address, record type and checksum in Intel Hex format are not included in the checksum.		
Product ID Code Output mode	9th through 18th bytes of the transferred data	For details, refer to " 20.11 Product ID Code ".		
Flash Memory Status Output mode	9th through 12th bytes of the transferred data	For details, refer to " 20.12 Flash Memory Status Code "		
Flash Memory Erasing mode	All data in the erased area of the flash memory (the whole or part of the flash memory)	When the sector erase is executed, only the erased area is used to calculate the checksum. In the case of the chip erase, an entire area of the flash memory is used.		

20.9 Intel Hex Format (Binary)

- 1. After receiving the checksum of a data record, the device waits for the start mark (3AH ":") of the next data record. After receiving the checksum of a data record, the device ignores the data except 3AH transmitted by the external controller.
- 2. After transmitting the checksum of end record, the external controller must transmit nothing, and wait for the 2-byte receive data (upper and lower bytes of the checksum).
- 3. If a receiving error or Intel Hex format error occurs, the device enters the halt condition without returning an error code to the external controller. The Intel Hex format error occurs in the following case:

When the record type is not 00H, 01H, or 02H

When a checksum error occurs

When the data length of an extended record (record type = 02H) is not 02H

When the device receives the data record after receiving an extended record (record type = 02H) with extended address of 1000H or larger.

When the data length of the end record (record type = 01H) is not 00H

20.10Passwords

The consecutive eight or more-byte data in the flash memory area can be specified to the password. TMP86FS49AIFG compares the data string specified to the password with the password string transmitted from the external controller. The area in which passwords can be specified is located at addresses 1000H to FF9FH. The area from FFA0H to FFFFH can not be specified as the passwords area.

If addresses from FFE0H through FFFFH are filled with "FFH", the passwords are not compared because the product is considered as a blank product. Even in this case, the password count storage addresses and password comparison start address must be specified. Table 20-16 shows the password setting in the blank product and non-blank product.

Password	Blank Product (Note 1)	Non-Blank Product
PNSA (Password count storage address)	$1000H \le PNSA \le FF9FH$	$1000H \le PNSA \le FF9FH$
PCSA (Password comparison start address)	$1000H \le PCSA \le FF9FH$	$1000H \le PCSA \le FFA0 - N$
N (Password count)	*	$8 \leq N$
Password string setting	Not required (Note 5)	Required (Note 2)

Note 1: When addresses from FFE0H through FFFFH are filled with "FFH", the product is recognized as a blank product.

Note 2: The data including the same consecutive data (three or more bytes) can not be used as a password. (This causes a password error data. TMP86FS49AIFG transmits no data and enters the halt condition.)

- Note 4: When the above condition is not met, a password error occurs. If a password error occurs, the device enters the halt condition without returning the error code.
- Note 5: In the flash memory writing mode or RAM loader mode, the blank product receives the Intel Hex format data immediately after receiving PCSA without receiving password strings. In this case, the subsequent processing is performed correctly because the blank product ignores the data except the start mark (3AH ":") as the Intel Hex format data, even if the external controller transmits the dummy password string. However, if the dummy password string contains "3AH", it is detected as the start mark erroneously. The microcontroller enters the halt mode. If this causes the problem, do not transmit the dummy password strings.

Note 6: In the flash memory erasing mode, the external controller must not transmit the password string for the blank product.

Note 3: *: Don't care.

TOSHIBA




Figure 20-5 Password Comparison

20.10.1Password String

The password string transmitted from the external controller is compared with the specified data in the flash memory. When the password string is not matched to the data in the flash memory, the device enters the halt condition due to the password error.

20.10.2Handling of Password Error

If a password error occurs, the device enters the halt condition. In this case, reset the device to reactivate the serial PROM mode.

20.10.3 Password Management during Program Development

If a program is modified many times in the development stage, confusion may arise as to the password. Therefore, it is recommended to use a fixed password in the program development stage.

Example :Specify PNSA to F000H, and the password string to 8 bytes from address F001H (PCSA becomes F001H.)

Password Section code abs = 0F000H

DB	08H	: PNSA definition
DB	"CODE1234"	: Password string definition

20.11 Product ID Code

The product ID code is the 13-byte data containing the start address and the end address of ROM. Table 20-17 shows the product ID code format.

Data	Description	In the Case of TMP86FS49AIFG
1st	Start Mark (3AH)	ЗАН
2nd	The number of transfer data (10 bytes from 3rd to 12th byte)	0AH
3rd	Address length (2 bytes)	02H
4th	Reserved data	1DH
5th	Reserved data	00H
6th	Reserved data	00H
7th	Reserved data	00H
8th	ROM block count	01H
9th	The first address of ROM (Upper byte)	10H
10th	The first address of ROM (Lower byte)	00H
11th	The end address of ROM (Upper byte)	FFH
12th	The end address of ROM (Lower byte)	FFH
13th	Checksum of the transferred data (2's compliment for the sum of 3rd through 12th bytes)	D2H

Table 20-17 Product ID Code Format


20.12Flash Memory Status Code

The flash memory status code is the 7-byte data including the read protection status and the status of the data from FFE0H to FFFFH. Table 20-18 shows the flash memory status code.

Data	Description	In the Case of TMP86FS49AIFG		
1st	Start mark	3A	λH	
2nd	Transferred data count (3rd through 6th byte)	04	Η	
3rd	Status code	00H to 03H (See figure below)		
4th	Reserved data	00H		
5th	Reserved data	00H		
6th	Reserved data	00H		
7th	Checksum of the transferred data (2's compliment for the sum of 3rd through 6th data)	3rd bytechecksu00H00H01HFFH02HFEH03HFDH		

Table 20-18 Flash Memory Status Code

Status Code 1



RPENA	Flash memory read pro-	0:	Read protection is disabled.
	tection status	1:	Read protection is enabled.
BLANK	The status from FFE0H to FFFFH.	0: 1:	All data is FFH in the area from FFE0H to FFFFH. The value except FFH is included in the area from FFE0H to FFFFH.

Some operation commands are limited by the flash memory status code 1. If the read protection is enabled, flash memory writing mode command and RAM loader mode command can not be executed. Erase all flash memory before executing these command.

Flash Memory		RAM Loader	Flash memory	Product	Flash Memory	Flash Memory Erasing Mode		Read Protec-	
RPENA	BLANK	Writing Mode	sh Memory RAM Loader SUM	SUM Output Mode	ID Code Output Mode	Status Output Mode	Chip Erase	Sec- tor Erase	tion Setting Mode
0	0	m	m	m	m	m	1	n	×
0	1	Pass	Pass	m	m	m	Pa	ass	Pass
1	0	×	×	m	m	m	m	×	×
1	1	×	×	m	m	m	Pass	×	Pass

Note: m: The command can be executed.

Pass: The command can be executed with a password.

 \times : The command can not be executed.

(After echoing the command back to the external controller, TMP86FS49AIFG stops UART communication and enters

the halt condition.)

20.13Specifying the Erasure Area

In the flash memory erasing mode, the erasure area of the flash memory is specified by n-2 byte data.


The start address of an erasure area is specified by ERASTA, and the end address is specified by ERAEND.

If ERASTA is equal to or smaller than ERAEND, the sector erase (erasure in 4 kbyte units) is executed. Executing the sector erase while the read protection is enabled results in an infinite loop.

If ERASTA is larger than ERAEND, the chip erase (erasure of an entire flash memory area) is executed and the read protection is disabled. Therefore, execute the chip erase (not sector erase) to disable the read protection.


Erasure Area Specification Data (n–2 byte data)





Note: When the sector erase is executed for the area containing no flash cell, TMP86FS49AIFG stops the UART communication and enters the halt condition.

20.14Flowchart




20.15UART Timing

Table 20-19 UART Timing-1 (VDD = 4.5 to 5.5 V, fc = 2 to 16 MHz, Topr = -10 to 40°C)

Deremeter	Quarteral	Clask Fraguenay (fa)	Minimum Required Time		
Parameter	Symbol	Clock Frequency (fc)	At fc = 2 MHz	At fc = 16 MHz	
Time from matching data reception to the echo back	CMeb1	Approx. 930	465 μs	58.1 μs	
Time from baud rate modification data reception to the echo back	CMeb2	Approx. 980	490 μs	61.3 μs	
Time from operation command reception to the echo back	CMeb3	Approx. 800	400 μs	50 μs	
Checksum calculation time	CKsm	Approx. 7864500	3.93 s	491.5 μs	
Erasure time of an entire flash memory	CEall	-	30 ms	30 ms	
Erasure time for a sector of a flash memory (in 4-kbyte units)	CEsec	-	15 ms	15 ms	

Table 20-20 UART Timing-2 (VDD = 4.5 to 5.5 V, fc = 2 to 16 MHz, Topr = -10 to 40°C)


Descenter	Querra ha a l		Minimum Required Time		
Parameter	Symbol	Clock Frequency (fc)	At fc = 2 MHz	At fc = 16 MHz	
Time from the reset release to the acceptance of start bit of RXD pin	RXsup	2100	1.05 ms	131.3 ms	
Matching data transmission interval	CMtr1	28500	14.2 ms	1.78 ms	
Time from the echo back of matching data to the acceptance of baud rate modification data	CMtr2	380	190 μs	23.8 μs	
Time from the echo back of baud rate modification data to the acceptance of an operation command	CMtr3	650	325 μs	40.6 μs	
Time from the echo back of operation command to the acceptance of password count storage addresses (Upper byte)	CMtr4	800	400 μs	50 μs	



21. Input/Output Circuit

21.1 Control pins

The input/output circuitries of the TMP86FS49AIFG control pins are shown below.



Note: The TEST pin of TMP86FS49AIFG does not have a pull-down resistor. Fix the TEST pin at Low level.

21.2 Input/Output Ports

Port	I/O	Input/Output Circuitry	Remarks
P1	I/O	Initial "High-Z" Data output Disable Pin input	Tri-state I/O Hysteresis input R = 100 Ω (typ.)
Ρ3	I/O	Initial "High-Z" Data output Output latch input Pin input	Sink open drain output High current output R = 100 Ω (typ.)
P2	I/O	Initial "High-Z"	Sink open drain output Hysteresis input R = 100 Ω (typ.)
Ρ5	1/0	Initial "High-Z" Data output Output latch input Pin input	Sink open drain output High current output Hysteresis input $R = 100 \Omega$ (typ.)
P0 P4	I/O	Initial "High-Z" P-ch control Data output Output latch input Disable Pin input (Control input)	Sink open drain output or C-MOS output Hysteresis input R = 100 Ω (typ.)

Port	I/O	Input/Output Circuitry	Remarks
P67 P66 P65 P64	I/O	Initial "High-Z" Analog input Data output Output latch input Disable Pin input Key-on Wakeup	Tri-state I/O R = 100 Ω (typ.)
P63 P62 P61 P60 P7	I/O	Initial "High-Z" Analog input Data output Output latch input Disable Pin input	Tri-state I/O R = 100 Ω (typ.)

22. Electrical Characteristics

22.1 Absolute Maximum Ratings

The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

				(VSS = 0 V)
Parameter	Symbol	Pins	Ratings	Unit
Supply voltage	V _{DD}		-0.3 to 6.5	V
Input voltage	V _{IN}		-0.3 to V _{DD} + 0.3	V
Output voltage	V _{OUT1}		-0.3 to V _{DD} + 0.3	V
Output current (Per 1 pin)	I _{OUT1}	P0, P1, P4, P6, P7 ports	-1.8	
	I _{OUT2}	P0, P1, P2, P4, P6, P7 ports	3.2	1
	I _{OUT3}	P3, P5 ports	30	mA
	ΣI_{OUT1}	P0, P1, P2, P4, P6, P7 ports	60	1
Output current (Total)	ΣI_{OUT2}	P3, P5 ports	80	1
Power dissipation [Topr = 85 °C]	PD		250	mW
Soldering temperature (time)	Tsld		260 (10 s)	
Storage temperature	Tstg		-55 to 125	°C
Operating temperature	Topr		-40 to 85	1

22.2 Recommended Operating Conditions

The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

22.2.1 MCU mode (Flash Programming or erasing)

				(V _S	$_{\rm S}$ = 0 V, Topr = -7	10 to 40°C)
Parameter	Symbol	Pins	Ratings	Min	Max	Unit
Supply voltage	V _{DD}		NORMAL1, 2 modes	4.5	5.5	
Input high level	V _{IH1}	Except hysteresis input	V _{DD} ≥ 4.5 V	$V_{DD} imes 0.70$	V _{DD}	V
input nigh level	V _{IH2}	Hysteresis input	VDD ≥ 4.3 V	$V_{DD} imes 0.75$	v DD	
Input low level	V _{IL1}	Except hysteresis input	V _{DD} ≥ 4.5 V	0	$V_{DD} \times 0.30$	
input low level	V _{IL2}	Hysteresis input	V _{DD} ≥ 4.3 V	0	$V_{DD} imes 0.25$	
Clock frequency	fc	XIN, XOUT		1.0	16.0	MHz

22.2.2 MCU mode (Except Flash Programming or erasing)

Parameter	Symbol	Pins	F	Ratings	Min	Max	Unit
			fc = 16 MHz	NORMAL1, 2 modes IDLE0, 1, 2 modes	4.5		
Supply voltage V _{DD}	V _{DD}	V _{DD}		NORMAL1, 2 modes IDLE0, 1, 2 modes		5.5	V
			fs = 32.768 KHz	SLOW1, 2 modes SLEEP0, 1, 2 modes	3.0		
			STOP mode				
	V _{IH1}	Except hysteresis input	$V_{DD} \ge 4.5 V$		$V_{DD} \times 0.70$		
	V _{IH2}	Hysteresis input			$V_{DD} \times 0.75$	V _{DD}	
	V _{IH3}		V _{DD} < 4.5 V		$V_{\text{DD}} \times 0.90$		N
	V _{IL1}	Except hysteresis input	V SAEV		$V_{DD} \times 0.3$		V
Input low level	V _{IL2}	Hysteresis input	$V_{DD} \ge 4.5 V$		0	$V_{DD} imes 0.25$	
	V _{IL3}		V _{DD} < 4.5 V			$V_{DD} imes 0.10$	
Clock frequency	6		V _{DD} = 3.0 to 5.5V		1.0	8.0	MHz
	fc	XIN, XOUT	V _{DD} = 4.5 to 5.5V	V _{DD} = 4.5 to 5.5V		16.0	
	fs	XTIN, XTOUT	V _{DD} = 3.0 to 5.5V	V _{DD} = 3.0 to 5.5V		34.0	kHz

 $(V_{SS} = 0 V, Topr = -40 \text{ to } 85^{\circ}C)$

22.2.3 Serial PROM mode

(V_{SS} = 0 V, Topr = -10 to 40 $^{\circ}$ C)

Parameter	Symbol	Pins	Condition	Min	Max	Unit
Supply voltage	V _{DD}		NORMAL1, 2 modes	4.5	5.5	
Input high voltage	V _{IH1}	Except hysteresis input	xcept hysteresis input $V_{DD} \ge 4.5 \text{ V}$		V _{DD}	
Input high voltage		Hysteresis input	VDD ≥ 4.3 V	$V_{DD} \times 0.75$	♥ DD	V
	V _{IL1}	Except hysteresis input	V _{DD} ≥ 4.5 V	0	$V_{DD} \times 0.30$	
Input low voltage V _{IL2}		Hysteresis input	VDD ≥ 4.5 V	0	$V_{DD} imes 0.25$	
Clock frequency	fc	XIN, XOUT		2.0	16.0	MHz

22.3 DC Characteristics

Parameter	Symbol	Pins	Cor	ndition	Min	Тур.	Max	Unit
Hysteresis voltage	V _{HS}	Hysteresis input			-	0.9	-	V
	I _{IN1}	TEST	V _{DD} = 5.5 V, V _{IN} = 5	5.5 V/0 V				
Input current	I _{IN2}	Sink open drain, tri-state port			-	-	±2	μA
	I _{IN3}	RESET	V _{DD} = 5.5 V, V _{IN} = 8	5.5 V				
Input resistance	R _{IN2}	RESET pull-up	$V_{DD} = 5.5 \text{ V}, \text{ V}_{IN} = 0$	0 V	100	220	450	kΩ
	I _{LO1}	Sink open drain port	V _{DD} = 5.5 V, V _{OUT} =	= 5.5 V	-	-	2	^
Output leakage current	I _{LO2}	Tri-state port	V _{DD} = 5.5 V, V _{OUT} =	= 5.5 V/0 V	-	-	±2	μA
Output high voltage	V _{OH}	Tri-state port	V_{DD} = 4.5 V, I_{OH} = -	-0.7 mA	4.1	-	_	V
Output low voltage	V _{OL}	Except XOUT, P3, P5	V _{DD} = 4.5 V, I _{OL} = 1	I.6 mA	-	-	0.4	V
Output low curren	I _{OL}	High current port (P3, P5 Port)	V_{DD} = 4.5 V, V_{OL} =	V _{DD} = 4.5 V, V _{OL} = 1.0 V		20	-	mA
Supply current in NORMAL1, 2 modes			V _{DD} = 5.5 V V _{IN} = 5.3 V/0.2 V	When a program operates on flash memory (Note5,6)	_	12.6	20 mA	
Supply current in IDLE 0, 1, 2 modes			fc = 16 MHz fs = 32.768 kHz		-	7.6	10	
Supply current in SLOW1 mode				When a program operates on flash memory (Note5,6)	_	40	260	
SLOWTINDde	I _{DD}		V _{DD} = 3.0 V V _{IN} = 2.8 V/0.2 V	When a program operates on RAM	-	14	21	
Supply current in SLEEP1 mode			fs = 32.768 kHz		-	12	19	μA
Supply current in SLEEP0 mode					-	11	18	
Supply current in STOP mode			V _{DD} = 5.5 V V _{IN} = 5.3 V/0.2 V		-	0.5	10	
Peak current for			V _{DD} = 5.5 V		-	10	-	
SLOW1 mode (Note5,6)	I _{DDP-P}		V _{DD} = 3.0 V		-	2	-	mA

(V_{SS} = 0 V, Topr = -40 to 85 $^{\circ}$ C)

Note 1: Typical values show those at Topr = 25° C and V_{DD} = 5 V.

Note 2: Input current (I_{IN3}): The current through pull-up resistor is not included.

Note 3: I_{DD} does not include I_{REF} .

- Note 4: The supply currents of SLOW2 and SLEEP2 modes are equivalent to those of IDLE0, IDLE1 and IDLE2 modes.
- Note 5: When a program is executing in the flash memory or when data is being read from the flash memory, the flash memory operates in an intermittent manner, causing peak currents in the operation current, as shown in Figure 22-1. In this case, the supply current I_{DD} (in NORMAL1, NORMAL2 and SLOW1 modes) is defined as the sum of the average peak current and MCU current.
- Note 6: When designing the power supply, make sure that peak currents can be supplied. In SLOW1 mode, the difference between the peak current and the average current becomes large.




Figure 22-1 Intermittent Operation of Flash Memory

22.4 AD Characteristics

(V_{SS} = 0.0 V, 4.5 V \leq V_{DD} $\leq~$ 5.5 V, Topr = -40 to 85 $^{\circ}C)$

				66		
Paramete	Symbol	Condition	Min	Тур.	Max	Unit
Analog reference voltage	V _{AREF}		A _{VDD} - 1.0	-	A _{VDD}	
Power supply voltage of analog control circuit	A _{VDD}			V _{DD}		v
Analog reference voltage range (Note 4)	ΔV_{AREF}		3.5	-	-	
Analog input voltage	V _{AIN}		V _{SS}	-	V _{AREF}	
Power supply current of analog reference voltage	I _{REF}	$V_{DD} = A_{VDD} = V_{AREF} = 5.5 V$ $V_{SS} = 0.0 V$	-	0.6	1.0	mA
Non linearity error			-	-	±2	
Zero point error		$V_{DD} = A_{VDD} = 5.0 \text{ V},$ $V_{SS} = 0.0 \text{ V}$	-	-	±2	LSB
Full scale error		$V_{SS} = 0.0 V$ $V_{AREF} = 5.0 V$	-	-	±2	LOD
Total error			-	-	±2	

(V_{SS} = 0 V, 3.0 V \leq V_{DD} < 4.5 V, Topr = -40 to 85°C)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit	
Analog reference voltage	V _{AREF}		A _{VDD} - 1.0	-	A _{VDD}		
Power supply voltage of analog control circuit	A _{VDD}			V _{DD}		v	
Analog reference voltage range (Note 4)	ΔV_{AREF}		2.5	-	-		
Analog input voltage	V _{AIN}		V _{SS}	-	V _{AREF}	1	
Power supply current of analog reference voltage	I _{REF}	$V_{DD} = A_{VDD} = V_{AREF} = 4.5 V$ $V_{SS} = 0.0 V$	-	0.5	0.8	mA	
Non linearity error			-	-	±2		
Zero point error		$V_{DD} = A_{VDD} = 3.0 V$ $V_{SS} = 0.0 V$	-	-	±2	LSB	
Full scale error		V _{SS} = 0.0 V V _{AREF} = 3.0 V	-	-	±2	LOD	
Total error			-	-	±2		

Note 1: The total error includes all errors except a quanitization error, and is defined as a maximum deviation from the ideal conversion line.

Note 2: Conversion time is defferent in recommended value by power supply voltage.

Note 3: The voltage to be input on the AIN input pin must not exceed the range between V_{AREF} and V_{SS} . If a voltage outside this range is input, conversion values will become unstable and conversion values of other channels will also be affected.

Note 4: Analog reference voltage range: $\Delta V_{AREF} = V_{AREF} - V_{SS}$

Note 5: When AD converter is not used, fix the AVDD and VAREF pin on the $\rm V_{\rm DD}$ level.

22.5 AC Characteristics

(V_{SS} = 0 V, 4.5 V \leq V_{DD} $\leq~$ 5.5 V, Topr = -40 to 85°C)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
		NORMAL1, 2 modes	0.25		4 133.3	μs
Machine cycle time	tcy	IDLE0, 1, 2 modes	0.25	-		
		SLOW1, 2 modes	117.6	_		
		SLEEP0, 1, 2 modes	117.0			
High-level clock pulse width	t _{WCH}	For external clock operation (XIN input)	_	31.25	_	ns
Low-level clock pulse width	t _{WCL}	fc = 16 MHz	_	51.25	_	115
High-level clock pulse width	t _{WSH}	For external clock operation (XTIN input)		15.26		
Low-level clock pulse width	t _{WSL}	fs = 32.768 kHz	-	13.20	_	μs

(V_{SS} = 0 V, 3.0 V \leq V_{DD} < 4.5 V, Topr = -40 to 85°C)

				00		,
Paramete	Symbol	Condition	Min	Тур.	Max	Unit
		NORMAL1, 2 modes	0.5		4	
Machine cycle time	+	IDLE0, 1, 2 modes	0.5	-		
Machine cycle time	t _{cy}	SLOW1, 2 modes	117.6			μs
		SLEEP0, 1, 2 modes	117.0	-	155.5	
High-level clock pulse width	t _{WCH}	For external clock operation (XIN input)		60 F		
Low-level clock pulse width	t _{WCL}	fc = 8 MHz	_	62.5	-	ns
High-level clock pulse width	t _{WSH}	For external clock operation (XTIN input)		15.26		
Low-level clock pulse width	t _{WSL}	fs = 32.768 kHz	_	15.20	_	μS


22.6 Flash Characteristics

22.6.1 Write/Retention Characteristics

 $(V_{SS} = 0 V)$

				(*33 * *)		
Paramete	Condition	Min	Тур.	Max.	Unit	
Number of guaranteed writes to flash memory	$V_{SS} = 0$ V, Topr = -10 to 40°C	-	-	100	Times	

22.7 Recommended Oscillating Conditions



- Note 1: To ensure stable oscillation, the resonator position, load capacitance, etc. must be appropriate. Because these factors are greatly affected by board patterns, please be sure to evaluate operation on the board on which the device will actually be mounted.
- Note 2: When using the device (oscillator) in places exposed to high electric fields such as cathode-ray tubes, we recommend electrically shielding the package in order to maintain normal operating condition.
- Note 3: The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL: http://www.murata.com/ceralock/index.html

22.8 Handling Precaution

- The solderability test conditions for lead-free products (indicated by the suffix G in product name) are shown below.
 - 1. When using the Sn-37Pb solder bath
 - Solder bath temperature = $230 \,^{\circ}\text{C}$
 - Dipping time = 5 seconds
 - Number of times = once
 - R-type flux used
 - 2. When using the Sn-3.0Ag-0.5Cu solder bath Solder bath temperature = $245 \text{ }^{\circ}\text{C}$
 - Dipping time = 5 seconds Number of times = once R-type flux used

Note: The pass criteron of the above test is as follows:

- Solderability rate until forming \ge 95 %
- When using the device (oscillator) in places exposed to high electric fields such as cathode-ray tubes, we recommend electrically shielding the package in order to maintain normal operating condition.

TOSHIBA

23. Reference evaluation information

As a reference, Toshiba conducted ESD immunity test for TMP86FS49AIFG by Charged Device Model (CDM) in addition to Machine Model (MM) and Human Body Model (HBM).

The following is a result.

Used Model : CDM

Immunity

positive voltatge : more than 500V,

negative voltage : more than 500V

Notice: This data does not mean a warranty for the immunity. Therefore Toshiba would like to ask a customer to handle it as a reference.


If there are any questions, please contact us through our sales representative.

TOSHIBA

24. Package Dimensions

QFP64-P-1414-0.80A Rev 01





This is a technical document that describes the operating functions and electrical specifications of the 8-bit microcontroller series TLCS-870/C (LSI).

Toshiba provides a variety of development tools and basic software to enable efficient software development.

These development tools have specifications that support advances in microcomputer hardware (LSI) and can be used extensively. Both the hardware and software are supported continuously with version updates.

The recent advances in CMOS LSI production technology have been phenomenal and microcomputer systems for LSI design are constantly being improved. The products described in this document may also be revised in the future. Be sure to check the latest specifications before using.

Toshiba is developing highly integrated, high-performance microcomputers using advanced MOS production technology and especially well proven CMOS technology.

We are prepared to meet the requests for custom packaging for a variety of application areas. We are confident that our products can satisfy your application needs now and in the future.